Kevin Lau
Examiner (ID: 3770, Phone: (571)270-7329 , Office: P/2683 )
Most Active Art Unit | 2683 |
Art Unit(s) | 2683, 2612 |
Total Applications | 370 |
Issued Applications | 197 |
Pending Applications | 2 |
Abandoned Applications | 171 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 1534673
[patent_doc_number] => 06410988
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-25
[patent_title] => 'Thermally enhanced and mechanically balanced flip chip package and method of forming'
[patent_app_type] => B1
[patent_app_number] => 09/570895
[patent_app_country] => US
[patent_app_date] => 2000-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3914
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/410/06410988.pdf
[firstpage_image] =>[orig_patent_app_number] => 09570895
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/570895 | Thermally enhanced and mechanically balanced flip chip package and method of forming | May 14, 2000 | Issued |
Array
(
[id] => 1471716
[patent_doc_number] => 06407458
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-18
[patent_title] => 'Moisture-resistant integrated circuit chip package and method'
[patent_app_type] => B1
[patent_app_number] => 09/565586
[patent_app_country] => US
[patent_app_date] => 2000-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 11
[patent_no_of_words] => 1794
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/407/06407458.pdf
[firstpage_image] =>[orig_patent_app_number] => 09565586
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/565586 | Moisture-resistant integrated circuit chip package and method | May 3, 2000 | Issued |
Array
(
[id] => 7639792
[patent_doc_number] => 06396124
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-28
[patent_title] => 'Semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 09/561294
[patent_app_country] => US
[patent_app_date] => 2000-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 3861
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/396/06396124.pdf
[firstpage_image] =>[orig_patent_app_number] => 09561294
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/561294 | Semiconductor device | Apr 27, 2000 | Issued |
Array
(
[id] => 1471740
[patent_doc_number] => 06407464
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-18
[patent_title] => 'Semiconductor device'
[patent_app_type] => B1
[patent_app_number] => 09/553486
[patent_app_country] => US
[patent_app_date] => 2000-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 39
[patent_no_of_words] => 7916
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/407/06407464.pdf
[firstpage_image] =>[orig_patent_app_number] => 09553486
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/553486 | Semiconductor device | Apr 19, 2000 | Issued |
Array
(
[id] => 1490091
[patent_doc_number] => 06417032
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-09
[patent_title] => 'Method of forming cross strapped Vss layout for full CMOS SRAM cell'
[patent_app_type] => B1
[patent_app_number] => 09/547235
[patent_app_country] => US
[patent_app_date] => 2000-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 5293
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/417/06417032.pdf
[firstpage_image] =>[orig_patent_app_number] => 09547235
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/547235 | Method of forming cross strapped Vss layout for full CMOS SRAM cell | Apr 10, 2000 | Issued |
Array
(
[id] => 1603221
[patent_doc_number] => 06433401
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Microfabricated structures with trench-isolation using bonded-substrates and cavities'
[patent_app_type] => B1
[patent_app_number] => 09/543936
[patent_app_country] => US
[patent_app_date] => 2000-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 53
[patent_no_of_words] => 8841
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/433/06433401.pdf
[firstpage_image] =>[orig_patent_app_number] => 09543936
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/543936 | Microfabricated structures with trench-isolation using bonded-substrates and cavities | Apr 4, 2000 | Issued |
Array
(
[id] => 1516079
[patent_doc_number] => 06420728
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-16
[patent_title] => 'Multi-spectral quantum well infrared photodetectors'
[patent_app_type] => B1
[patent_app_number] => 09/533305
[patent_app_country] => US
[patent_app_date] => 2000-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3852
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/420/06420728.pdf
[firstpage_image] =>[orig_patent_app_number] => 09533305
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/533305 | Multi-spectral quantum well infrared photodetectors | Mar 22, 2000 | Issued |
Array
(
[id] => 1552886
[patent_doc_number] => 06399988
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-04
[patent_title] => 'Thin film transistor having lightly doped regions'
[patent_app_type] => B1
[patent_app_number] => 09/533040
[patent_app_country] => US
[patent_app_date] => 2000-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 56
[patent_no_of_words] => 15947
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/399/06399988.pdf
[firstpage_image] =>[orig_patent_app_number] => 09533040
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/533040 | Thin film transistor having lightly doped regions | Mar 21, 2000 | Issued |
Array
(
[id] => 1587802
[patent_doc_number] => 06359307
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-19
[patent_title] => 'Method for forming self-aligned contacts and interconnection lines using dual damascene techniques'
[patent_app_type] => B1
[patent_app_number] => 09/493436
[patent_app_country] => US
[patent_app_date] => 2000-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 5842
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/359/06359307.pdf
[firstpage_image] =>[orig_patent_app_number] => 09493436
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/493436 | Method for forming self-aligned contacts and interconnection lines using dual damascene techniques | Jan 28, 2000 | Issued |
Array
(
[id] => 4088913
[patent_doc_number] => 05966509
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-10-12
[patent_title] => 'Network management device'
[patent_app_type] => 1
[patent_app_number] => 8/890161
[patent_app_country] => US
[patent_app_date] => 1997-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 57
[patent_figures_cnt] => 72
[patent_no_of_words] => 16082
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/966/05966509.pdf
[firstpage_image] =>[orig_patent_app_number] => 890161
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/890161 | Network management device | Jul 8, 1997 | Issued |
Array
(
[id] => 3977999
[patent_doc_number] => 05886753
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-03-23
[patent_title] => 'Method of controlling remote control electronic apparatus coupled to a network and a remote control electronic apparatus to be coupled to a network'
[patent_app_type] => 1
[patent_app_number] => 8/807702
[patent_app_country] => US
[patent_app_date] => 1997-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5979
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 287
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/886/05886753.pdf
[firstpage_image] =>[orig_patent_app_number] => 807702
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/807702 | Method of controlling remote control electronic apparatus coupled to a network and a remote control electronic apparatus to be coupled to a network | Feb 27, 1997 | Issued |
Array
(
[id] => 4064597
[patent_doc_number] => 05870560
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-09
[patent_title] => 'Arbitraion unit with round-robin priority, particularly for multiprocessor systems with syncronous symmetrical processors'
[patent_app_type] => 1
[patent_app_number] => 8/771766
[patent_app_country] => US
[patent_app_date] => 1996-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 8730
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/870/05870560.pdf
[firstpage_image] =>[orig_patent_app_number] => 771766
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/771766 | Arbitraion unit with round-robin priority, particularly for multiprocessor systems with syncronous symmetrical processors | Dec 19, 1996 | Issued |
Array
(
[id] => 4029792
[patent_doc_number] => 05907679
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-05-25
[patent_title] => 'Hard drive upgrade system'
[patent_app_type] => 1
[patent_app_number] => 8/699793
[patent_app_country] => US
[patent_app_date] => 1996-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 3990
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/907/05907679.pdf
[firstpage_image] =>[orig_patent_app_number] => 699793
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/699793 | Hard drive upgrade system | Aug 18, 1996 | Issued |