
Kevin M. Johnson
Examiner (ID: 13728)
| Most Active Art Unit | 1793 |
| Art Unit(s) | 1732, 1793 |
| Total Applications | 255 |
| Issued Applications | 85 |
| Pending Applications | 85 |
| Abandoned Applications | 85 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20077860
[patent_doc_number] => 12351914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-08
[patent_title] => Deposition of films using molybdenum precursors
[patent_app_type] => utility
[patent_app_number] => 17/814206
[patent_app_country] => US
[patent_app_date] => 2022-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 2291
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17814206
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/814206 | Deposition of films using molybdenum precursors | Jul 20, 2022 | Issued |
Array
(
[id] => 18712858
[patent_doc_number] => 20230335491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-19
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/858100
[patent_app_country] => US
[patent_app_date] => 2022-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3487
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17858100
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/858100 | Semiconductor device including dielectric insert structure directly under buried word line and method for forming the same | Jul 5, 2022 | Issued |
Array
(
[id] => 18690008
[patent_doc_number] => 11785769
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-10
[patent_title] => Manufacturing method of semiconductor device including floating gate and control gate
[patent_app_type] => utility
[patent_app_number] => 17/857034
[patent_app_country] => US
[patent_app_date] => 2022-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 31
[patent_no_of_words] => 3674
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 360
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17857034
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/857034 | Manufacturing method of semiconductor device including floating gate and control gate | Jul 2, 2022 | Issued |
Array
(
[id] => 17949342
[patent_doc_number] => 20220336361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => Chamfered Die of Semiconductor Package and Method for Forming the Same
[patent_app_type] => utility
[patent_app_number] => 17/809961
[patent_app_country] => US
[patent_app_date] => 2022-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8854
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 59
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17809961
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/809961 | Chamfered die of semiconductor package and method for forming the same | Jun 29, 2022 | Issued |
Array
(
[id] => 17949577
[patent_doc_number] => 20220336596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => STRUCTURE OF FLASH MEMORY CELL AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/855700
[patent_app_country] => US
[patent_app_date] => 2022-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2945
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17855700
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/855700 | Structure of flash memory cell and method for fabricating the same | Jun 29, 2022 | Issued |
Array
(
[id] => 17933328
[patent_doc_number] => 20220328454
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => SYSTEM-IN-PACKAGE MODULE
[patent_app_type] => utility
[patent_app_number] => 17/853140
[patent_app_country] => US
[patent_app_date] => 2022-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6506
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17853140
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/853140 | System-in-package module | Jun 28, 2022 | Issued |
Array
(
[id] => 18226660
[patent_doc_number] => 20230065654
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-03-02
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SEMICONDUCTOR STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/849950
[patent_app_country] => US
[patent_app_date] => 2022-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6042
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17849950
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/849950 | SEMICONDUCTOR STRUCTURE AND METHOD FOR FORMING SEMICONDUCTOR STRUCTURE | Jun 26, 2022 | Pending |
Array
(
[id] => 19335783
[patent_doc_number] => 20240250213
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => METHOD OF MANUFACTURING III-NITRIDE SEMICONDUCTOR LIGHT EMITTING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/290056
[patent_app_country] => US
[patent_app_date] => 2022-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5886
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18290056
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/290056 | METHOD OF MANUFACTURING III-NITRIDE SEMICONDUCTOR LIGHT EMITTING STRUCTURE | May 10, 2022 | Pending |
Array
(
[id] => 18192655
[patent_doc_number] => 20230046174
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-16
[patent_title] => POWER DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 17/737231
[patent_app_country] => US
[patent_app_date] => 2022-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5240
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 318
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17737231
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/737231 | Power device and manufacturing method thereof | May 4, 2022 | Issued |
Array
(
[id] => 18183206
[patent_doc_number] => 20230043936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-09
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/735292
[patent_app_country] => US
[patent_app_date] => 2022-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7761
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17735292
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/735292 | Semiconductor device including element isolation film and method for fabricating the same | May 2, 2022 | Issued |
Array
(
[id] => 18743399
[patent_doc_number] => 20230352387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => Built-In Serial Via Chain for Integrity Monitoring of Laminate Substrate
[patent_app_type] => utility
[patent_app_number] => 17/733414
[patent_app_country] => US
[patent_app_date] => 2022-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8242
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17733414
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/733414 | Built-In Serial Via Chain for Integrity Monitoring of Laminate Substrate | Apr 28, 2022 | Abandoned |
Array
(
[id] => 18040041
[patent_doc_number] => 20220384258
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-12-01
[patent_title] => VOID-FREE CONTACT TRENCH FILL IN GATE-ALL-AROUND FET ARCHTECTURE
[patent_app_type] => utility
[patent_app_number] => 17/728871
[patent_app_country] => US
[patent_app_date] => 2022-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5248
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17728871
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/728871 | Void-free contact trench fill in gate-all-around FET architecture | Apr 24, 2022 | Issued |
Array
(
[id] => 20531917
[patent_doc_number] => 12550368
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-10
[patent_title] => Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/727106
[patent_app_country] => US
[patent_app_date] => 2022-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4592
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 384
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17727106
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/727106 | Silicon carbide semiconductor device and method of manufacturing silicon carbide semiconductor device | Apr 21, 2022 | Issued |
Array
(
[id] => 18169493
[patent_doc_number] => 20230036104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-02-02
[patent_title] => SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/712319
[patent_app_country] => US
[patent_app_date] => 2022-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10965
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17712319
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/712319 | Semiconductor devices including insulation patterns with different carbon concentrations | Apr 3, 2022 | Issued |
Array
(
[id] => 18572613
[patent_doc_number] => 20230262951
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-17
[patent_title] => MEMORY CELL DESIGN
[patent_app_type] => utility
[patent_app_number] => 17/711791
[patent_app_country] => US
[patent_app_date] => 2022-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8351
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 171
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17711791
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/711791 | Memory cell design | Mar 31, 2022 | Issued |
Array
(
[id] => 17738081
[patent_doc_number] => 20220223543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-14
[patent_title] => SEMICONDUCTOR PACKAGE HAVING STIFFENING STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/705770
[patent_app_country] => US
[patent_app_date] => 2022-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7451
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17705770
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/705770 | Semiconductor package having stiffening structure | Mar 27, 2022 | Issued |
Array
(
[id] => 19928452
[patent_doc_number] => 12302766
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-13
[patent_title] => Sparse piers for three-dimensional memory arrays
[patent_app_type] => utility
[patent_app_number] => 17/656280
[patent_app_country] => US
[patent_app_date] => 2022-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 33
[patent_no_of_words] => 15279
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 348
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17656280
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/656280 | Sparse piers for three-dimensional memory arrays | Mar 23, 2022 | Issued |
Array
(
[id] => 19741247
[patent_doc_number] => 12218092
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-04
[patent_title] => Semiconductor package and method of manufacturing semiconductor package
[patent_app_type] => utility
[patent_app_number] => 17/690270
[patent_app_country] => US
[patent_app_date] => 2022-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 26
[patent_no_of_words] => 10906
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17690270
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/690270 | Semiconductor package and method of manufacturing semiconductor package | Mar 8, 2022 | Issued |
Array
(
[id] => 18631958
[patent_doc_number] => 20230290863
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-14
[patent_title] => SEMICONDUCTOR DEVICE AND METHODS OF FORMATION
[patent_app_type] => utility
[patent_app_number] => 17/654158
[patent_app_country] => US
[patent_app_date] => 2022-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17421
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17654158
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/654158 | SEMICONDUCTOR DEVICE AND METHODS OF FORMATION | Mar 8, 2022 | Pending |
Array
(
[id] => 18761553
[patent_doc_number] => 11812607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-07
[patent_title] => Semiconductor devices including a liner and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/685794
[patent_app_country] => US
[patent_app_date] => 2022-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 37
[patent_no_of_words] => 8666
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17685794
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/685794 | Semiconductor devices including a liner and method of manufacturing the same | Mar 2, 2022 | Issued |