
Kevin V. Quinto
Examiner (ID: 8233, Phone: (571)272-1920 , Office: P/2817 )
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2826, 2817, 2821, 2829, 2893 |
| Total Applications | 1390 |
| Issued Applications | 1170 |
| Pending Applications | 65 |
| Abandoned Applications | 180 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8995593
[patent_doc_number] => 08519480
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-27
[patent_title] => 'Electrostatic discharge protection device'
[patent_app_type] => utility
[patent_app_number] => 12/907041
[patent_app_country] => US
[patent_app_date] => 2010-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2365
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12907041
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/907041 | Electrostatic discharge protection device | Oct 18, 2010 | Issued |
Array
(
[id] => 7787783
[patent_doc_number] => 20120049339
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-01
[patent_title] => 'SEMICONDUCTOR PACKAGE STRUCTURE AND MANUFACTURING PROCESS THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/907028
[patent_app_country] => US
[patent_app_date] => 2010-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3483
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20120049339.pdf
[firstpage_image] =>[orig_patent_app_number] => 12907028
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/907028 | Semiconductor package structure and manufacturing process thereof | Oct 18, 2010 | Issued |
Array
(
[id] => 6075023
[patent_doc_number] => 20110140119
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-16
[patent_title] => 'ORGANIC LIGHT-EMITTING DISPLAY DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/907197
[patent_app_country] => US
[patent_app_date] => 2010-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4504
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0140/20110140119.pdf
[firstpage_image] =>[orig_patent_app_number] => 12907197
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/907197 | Organic light-emitting display device and method of manufacturing the same | Oct 18, 2010 | Issued |
Array
(
[id] => 9060360
[patent_doc_number] => 08546797
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-01
[patent_title] => 'Zinc oxide based compound semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/907127
[patent_app_country] => US
[patent_app_date] => 2010-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 21
[patent_no_of_words] => 14068
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12907127
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/907127 | Zinc oxide based compound semiconductor device | Oct 18, 2010 | Issued |
Array
(
[id] => 8592452
[patent_doc_number] => 08350329
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-08
[patent_title] => 'Low trigger voltage electrostatic discharge NFET in triple well CMOS technology'
[patent_app_type] => utility
[patent_app_number] => 12/907105
[patent_app_country] => US
[patent_app_date] => 2010-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3169
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12907105
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/907105 | Low trigger voltage electrostatic discharge NFET in triple well CMOS technology | Oct 18, 2010 | Issued |
Array
(
[id] => 7716957
[patent_doc_number] => 20120007080
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-12
[patent_title] => 'PIXEL STRUCTURE AND PIXEL STRUCTURE OF ORGANIC LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/905087
[patent_app_country] => US
[patent_app_date] => 2010-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4942
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0007/20120007080.pdf
[firstpage_image] =>[orig_patent_app_number] => 12905087
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/905087 | Pixel structure and pixel structure of organic light emitting device | Oct 14, 2010 | Issued |
Array
(
[id] => 8725435
[patent_doc_number] => 08404550
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-26
[patent_title] => 'Performance enhancement in PFET transistors comprising high-k metal gate stack by increasing dopant confinement'
[patent_app_type] => utility
[patent_app_number] => 12/905383
[patent_app_country] => US
[patent_app_date] => 2010-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7978
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12905383
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/905383 | Performance enhancement in PFET transistors comprising high-k metal gate stack by increasing dopant confinement | Oct 14, 2010 | Issued |
Array
(
[id] => 7773015
[patent_doc_number] => 20120037936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-16
[patent_title] => 'LED PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 12/905094
[patent_app_country] => US
[patent_app_date] => 2010-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 648
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20120037936.pdf
[firstpage_image] =>[orig_patent_app_number] => 12905094
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/905094 | LED package | Oct 14, 2010 | Issued |
Array
(
[id] => 6052244
[patent_doc_number] => 20110108912
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-05-12
[patent_title] => 'METHODS FOR FABRICATING TRENCH METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 12/905362
[patent_app_country] => US
[patent_app_date] => 2010-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3683
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20110108912.pdf
[firstpage_image] =>[orig_patent_app_number] => 12905362
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/905362 | METHODS FOR FABRICATING TRENCH METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS | Oct 14, 2010 | Abandoned |
Array
(
[id] => 8134087
[patent_doc_number] => 20120091598
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-19
[patent_title] => 'HANDLING LAYER FOR TRANSPARENT SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 12/905358
[patent_app_country] => US
[patent_app_date] => 2010-10-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2631
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0091/20120091598.pdf
[firstpage_image] =>[orig_patent_app_number] => 12905358
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/905358 | Handling layer for transparent substrate | Oct 14, 2010 | Issued |
Array
(
[id] => 7801475
[patent_doc_number] => 08129747
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-06
[patent_title] => 'Semiconductor heterostructures having reduced dislocation pile-ups and related methods'
[patent_app_type] => utility
[patent_app_number] => 12/893777
[patent_app_country] => US
[patent_app_date] => 2010-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9157
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/129/08129747.pdf
[firstpage_image] =>[orig_patent_app_number] => 12893777
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/893777 | Semiconductor heterostructures having reduced dislocation pile-ups and related methods | Sep 28, 2010 | Issued |
Array
(
[id] => 7480445
[patent_doc_number] => 20110233507
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-29
[patent_title] => 'RESISTANCE CHANGE MEMORY AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/888132
[patent_app_country] => US
[patent_app_date] => 2010-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 19905
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0233/20110233507.pdf
[firstpage_image] =>[orig_patent_app_number] => 12888132
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/888132 | Resistance change memory and method of manufacturing the same | Sep 21, 2010 | Issued |
Array
(
[id] => 8749871
[patent_doc_number] => 08415704
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Close-packed array of light emitting devices'
[patent_app_type] => utility
[patent_app_number] => 12/924217
[patent_app_country] => US
[patent_app_date] => 2010-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 6867
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12924217
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/924217 | Close-packed array of light emitting devices | Sep 21, 2010 | Issued |
Array
(
[id] => 8956548
[patent_doc_number] => 08502326
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-08-06
[patent_title] => 'Gate dielectric formation for high-voltage MOS devices'
[patent_app_type] => utility
[patent_app_number] => 12/888113
[patent_app_country] => US
[patent_app_date] => 2010-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2777
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12888113
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/888113 | Gate dielectric formation for high-voltage MOS devices | Sep 21, 2010 | Issued |
Array
(
[id] => 9469542
[patent_doc_number] => 08723173
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-13
[patent_title] => 'Semiconductor device, power circuit, and manufacturing method of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/888064
[patent_app_country] => US
[patent_app_date] => 2010-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 30
[patent_no_of_words] => 10737
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12888064
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/888064 | Semiconductor device, power circuit, and manufacturing method of semiconductor device | Sep 21, 2010 | Issued |
Array
(
[id] => 9099513
[patent_doc_number] => 08563387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-22
[patent_title] => 'Transistor and method of manufacturing a transistor'
[patent_app_type] => utility
[patent_app_number] => 12/888142
[patent_app_country] => US
[patent_app_date] => 2010-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4972
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12888142
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/888142 | Transistor and method of manufacturing a transistor | Sep 21, 2010 | Issued |
Array
(
[id] => 8458590
[patent_doc_number] => 08294261
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-23
[patent_title] => 'Protruding TSV tips for enhanced heat dissipation for IC devices'
[patent_app_type] => utility
[patent_app_number] => 12/888135
[patent_app_country] => US
[patent_app_date] => 2010-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4018
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12888135
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/888135 | Protruding TSV tips for enhanced heat dissipation for IC devices | Sep 21, 2010 | Issued |
Array
(
[id] => 9227849
[patent_doc_number] => 08633519
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-21
[patent_title] => 'Group III nitride semiconductor device, production method therefor, power converter'
[patent_app_type] => utility
[patent_app_number] => 12/923405
[patent_app_country] => US
[patent_app_date] => 2010-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 11485
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12923405
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/923405 | Group III nitride semiconductor device, production method therefor, power converter | Sep 19, 2010 | Issued |
Array
(
[id] => 5972716
[patent_doc_number] => 20110068467
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-24
[patent_title] => 'Semiconductor device and method of manufacturing same'
[patent_app_type] => utility
[patent_app_number] => 12/923404
[patent_app_country] => US
[patent_app_date] => 2010-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6158
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20110068467.pdf
[firstpage_image] =>[orig_patent_app_number] => 12923404
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/923404 | Semiconductor device and method of manufacturing same | Sep 19, 2010 | Abandoned |
Array
(
[id] => 8749864
[patent_doc_number] => 08415697
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-09
[patent_title] => 'Light emitting element, method for manufacturing same, and light emitting device'
[patent_app_type] => utility
[patent_app_number] => 12/886468
[patent_app_country] => US
[patent_app_date] => 2010-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 20
[patent_no_of_words] => 4214
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12886468
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/886468 | Light emitting element, method for manufacturing same, and light emitting device | Sep 19, 2010 | Issued |