
Khai M. Nguyen
Examiner (ID: 1733, Phone: (571)272-1809 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2819, 2845 |
| Total Applications | 2299 |
| Issued Applications | 2151 |
| Pending Applications | 79 |
| Abandoned Applications | 90 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20806512
[patent_doc_number] => 12671427
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-30
[patent_title] => Autonomous synchronization architecture for massively time-interleaved analog to digital converters
[patent_app_type] => utility
[patent_app_number] => 18/649952
[patent_app_country] => US
[patent_app_date] => 2024-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 17
[patent_no_of_words] => 5252
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18649952
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/649952 | Autonomous synchronization architecture for massively time-interleaved analog to digital converters | Apr 28, 2024 | Issued |
Array
(
[id] => 20667928
[patent_doc_number] => 12609713
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-04-21
[patent_title] => Methods and systems for synchronizing an analog to digital converter
[patent_app_type] => utility
[patent_app_number] => 18/641803
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 8147
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641803
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/641803 | Methods and systems for synchronizing an analog to digital converter | Apr 21, 2024 | Issued |
Array
(
[id] => 20312534
[patent_doc_number] => 20250330163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => STRONGARM COMPARATOR AND ASYNCHRONOUS SAR ADC
[patent_app_type] => utility
[patent_app_number] => 18/639349
[patent_app_country] => US
[patent_app_date] => 2024-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4713
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18639349
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/639349 | Strongarm comparator and asynchronous SAR ADC | Apr 17, 2024 | Issued |
Array
(
[id] => 20924426
[patent_doc_number] => 12719497
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-25
[patent_title] => SAX-based filtering for RLTC time series compression
[patent_app_type] => utility
[patent_app_number] => 18/638546
[patent_app_country] => US
[patent_app_date] => 2024-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 3666
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18638546
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/638546 | SAX-BASED FILTERING FOR RLTC TIME SERIES COMPRESSION | Apr 16, 2024 | Pending |
Array
(
[id] => 19605687
[patent_doc_number] => 20240396567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-28
[patent_title] => DIGITAL CORRECTION METHOD FOR DYNAMIC RANGE EXPANSION OF MULTIPLE ADCS
[patent_app_type] => utility
[patent_app_number] => 18/635047
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6081
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 1823
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635047
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/635047 | Digital correction method for dynamic range expansion of multiple ADCs | Apr 14, 2024 | Issued |
Array
(
[id] => 20118502
[patent_doc_number] => 12368223
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-22
[patent_title] => Fault protected signal splitter apparatus
[patent_app_type] => utility
[patent_app_number] => 18/629483
[patent_app_country] => US
[patent_app_date] => 2024-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 19
[patent_no_of_words] => 7388
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18629483
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/629483 | Fault protected signal splitter apparatus | Apr 7, 2024 | Issued |
Array
(
[id] => 19485255
[patent_doc_number] => 20240333297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => SUCCESSIVE APPROXIMATION TYPE A/D CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/612301
[patent_app_country] => US
[patent_app_date] => 2024-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3880
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18612301
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/612301 | SUCCESSIVE APPROXIMATION TYPE A/D CONVERTER | Mar 20, 2024 | Abandoned |
Array
(
[id] => 19306988
[patent_doc_number] => 20240235568
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-11
[patent_title] => Current Generation Architecture for an Implantable Stimulator Device
[patent_app_type] => utility
[patent_app_number] => 18/611399
[patent_app_country] => US
[patent_app_date] => 2024-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 28336
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18611399
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/611399 | Current generation architecture for an implantable stimulator device | Mar 19, 2024 | Issued |
Array
(
[id] => 20045690
[patent_doc_number] => 20250183912
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => DYNAMIC CONTENT ENCODING
[patent_app_type] => utility
[patent_app_number] => 18/604432
[patent_app_country] => US
[patent_app_date] => 2024-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4937
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18604432
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/604432 | Dynamic content encoding | Mar 12, 2024 | Issued |
Array
(
[id] => 20551947
[patent_doc_number] => 12562750
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-24
[patent_title] => Analog-to-digital circuit and operation method thereof
[patent_app_type] => utility
[patent_app_number] => 18/596913
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 9349
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596913
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596913 | Analog-to-digital circuit and operation method thereof | Mar 5, 2024 | Issued |
Array
(
[id] => 20883079
[patent_doc_number] => 12699120
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-04
[patent_title] => Sensed current scaling in power converters
[patent_app_type] => utility
[patent_app_number] => 18/592899
[patent_app_country] => US
[patent_app_date] => 2024-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1180
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18592899
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/592899 | SENSED CURRENT SCALING IN POWER CONVERTERS | Feb 29, 2024 | Pending |
Array
(
[id] => 20483088
[patent_doc_number] => 12531565
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-20
[patent_title] => Analog-to-digital converter with instability recovery circuit
[patent_app_type] => utility
[patent_app_number] => 18/591676
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7019
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591676
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/591676 | Analog-to-digital converter with instability recovery circuit | Feb 28, 2024 | Issued |
Array
(
[id] => 20333369
[patent_doc_number] => 12463656
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-11-04
[patent_title] => Current-to-digital converter with wide dynamic range
[patent_app_type] => utility
[patent_app_number] => 18/584598
[patent_app_country] => US
[patent_app_date] => 2024-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 1947
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18584598
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/584598 | Current-to-digital converter with wide dynamic range | Feb 21, 2024 | Issued |
Array
(
[id] => 19206957
[patent_doc_number] => 20240178856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => PROPAGATION DELAY COMPENSATION AND INTERPOLATION FILTER
[patent_app_type] => utility
[patent_app_number] => 18/433108
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7106
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18433108
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/433108 | Propagation delay compensation and interpolation filter | Feb 4, 2024 | Issued |
Array
(
[id] => 19382719
[patent_doc_number] => 20240272589
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => TIME-TO-DIGITAL CONVERTER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/429541
[patent_app_country] => US
[patent_app_date] => 2024-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4949
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18429541
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/429541 | TIME-TO-DIGITAL CONVERTER CIRCUIT | Jan 31, 2024 | Pending |
Array
(
[id] => 20581790
[patent_doc_number] => 12574048
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-03-10
[patent_title] => Sigma-delta analog-to-digital converter to generate digital output from vector-by-matrix multiplication array
[patent_app_type] => utility
[patent_app_number] => 18/426071
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 51
[patent_no_of_words] => 11159
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18426071
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/426071 | Sigma-delta analog-to-digital converter to generate digital output from vector-by-matrix multiplication array | Jan 28, 2024 | Issued |
Array
(
[id] => 19350067
[patent_doc_number] => 20240259031
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => METHOD FOR PROCESSING INPUT VARIABLES BY MEANS OF A PROCESSING DEVICE COMPRISING AT LEAST TWO FIELD-EFFECT TRANSISTORS, DEVICE FOR EXECUTING THE METHOD, COMPUTING DEVICE, AND USE
[patent_app_type] => utility
[patent_app_number] => 18/419789
[patent_app_country] => US
[patent_app_date] => 2024-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11305
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18419789
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/419789 | Method for processing input variables by means of a processing device comprising at least two field-effect transistors, device for executing the method, computing device, and use | Jan 22, 2024 | Issued |
Array
(
[id] => 19322203
[patent_doc_number] => 20240243751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => AVS Architecture for SAR ADC
[patent_app_type] => utility
[patent_app_number] => 18/414525
[patent_app_country] => US
[patent_app_date] => 2024-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5280
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18414525
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/414525 | AVS architecture for SAR ADC | Jan 16, 2024 | Issued |
Array
(
[id] => 20456423
[patent_doc_number] => 12519486
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-06
[patent_title] => Data processing method and apparatus
[patent_app_type] => utility
[patent_app_number] => 18/412995
[patent_app_country] => US
[patent_app_date] => 2024-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4637
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18412995
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/412995 | Data processing method and apparatus | Jan 14, 2024 | Issued |
Array
(
[id] => 19727685
[patent_doc_number] => 20250030436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => DIGITAL-TO-ANALOG CONVERTER CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 18/399223
[patent_app_country] => US
[patent_app_date] => 2023-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7298
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18399223
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/399223 | Digital-to-analog converter circuitry | Dec 27, 2023 | Issued |