
Khai M. Nguyen
Examiner (ID: 1733, Phone: (571)272-1809 , Office: P/2845 )
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2819, 2845 |
| Total Applications | 2299 |
| Issued Applications | 2151 |
| Pending Applications | 79 |
| Abandoned Applications | 90 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19836410
[patent_doc_number] => 20250088196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => SYSTEM AND METHOD FOR TRANSITION AWARE BINARY SWITCHING FOR DIGITAL-TO-ANALOG CONVERTERS (DACS)
[patent_app_type] => utility
[patent_app_number] => 18/465582
[patent_app_country] => US
[patent_app_date] => 2023-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13079
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18465582
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/465582 | System and method for transition aware binary switching for digital-to-analog converters (DACs) | Sep 11, 2023 | Issued |
Array
(
[id] => 19821922
[patent_doc_number] => 20250080129
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-06
[patent_title] => METHOD OF CALIBRATING OUTPUT OF ADC AND ADC USING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/464291
[patent_app_country] => US
[patent_app_date] => 2023-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3337
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18464291
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/464291 | Method of calibrating output of ADC and ADC using the same | Sep 10, 2023 | Issued |
Array
(
[id] => 19836412
[patent_doc_number] => 20250088198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => SINGLE-END INPUT CONFIGURABLE DIFFERENTIAL SAR ANALOG-TO-DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/244288
[patent_app_country] => US
[patent_app_date] => 2023-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3357
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18244288
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/244288 | Single-end input configurable differential SAR analog-to-digital converter | Sep 9, 2023 | Issued |
Array
(
[id] => 20132778
[patent_doc_number] => 12375096
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Digital-to-analog converter and corresponding digital-to-analog conversion method
[patent_app_type] => utility
[patent_app_number] => 18/463844
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18463844
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/463844 | Digital-to-analog converter and corresponding digital-to-analog conversion method | Sep 7, 2023 | Issued |
Array
(
[id] => 20244712
[patent_doc_number] => 12425046
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Efficient character counting for variable length encoding formats
[patent_app_type] => utility
[patent_app_number] => 18/242984
[patent_app_country] => US
[patent_app_date] => 2023-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 7930
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18242984
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/242984 | Efficient character counting for variable length encoding formats | Sep 5, 2023 | Issued |
Array
(
[id] => 20389720
[patent_doc_number] => 12489458
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Integrated circuit
[patent_app_type] => utility
[patent_app_number] => 18/452458
[patent_app_country] => US
[patent_app_date] => 2023-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 2348
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18452458
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/452458 | Integrated circuit | Aug 17, 2023 | Issued |
Array
(
[id] => 18813227
[patent_doc_number] => 20230387564
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-30
[patent_title] => Fault Protected Signal Splitter Apparatus
[patent_app_type] => utility
[patent_app_number] => 18/366534
[patent_app_country] => US
[patent_app_date] => 2023-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12728
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18366534
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/366534 | Fault protected signal splitter apparatus | Aug 6, 2023 | Issued |
Array
(
[id] => 19750193
[patent_doc_number] => 20250038758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => SYSTEM FOR AND METHOD OF ANALOG TO DIGITAL CONVERSION USING CALIBRATION
[patent_app_type] => utility
[patent_app_number] => 18/361649
[patent_app_country] => US
[patent_app_date] => 2023-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6950
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18361649
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/361649 | System for and method of analog to digital conversion using calibration | Jul 27, 2023 | Issued |
Array
(
[id] => 20244701
[patent_doc_number] => 12425035
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-23
[patent_title] => Circuit with two digital-to-analog converters and method of operating such the circuit
[patent_app_type] => utility
[patent_app_number] => 18/357689
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 16
[patent_no_of_words] => 4879
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18357689
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/357689 | Circuit with two digital-to-analog converters and method of operating such the circuit | Jul 23, 2023 | Issued |
Array
(
[id] => 18758312
[patent_doc_number] => 20230361783
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => DIGITAL-TO-ANALOG CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/223861
[patent_app_country] => US
[patent_app_date] => 2023-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4856
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18223861
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/223861 | Digital-to-analog converter | Jul 18, 2023 | Issued |
Array
(
[id] => 19713435
[patent_doc_number] => 20250023577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => METHODS, APPARATUS, AND ARTICLES OF MANUFACTURE TO REDUCE LEAKAGE CURRENT IN SAMPLING CIRCUITRY
[patent_app_type] => utility
[patent_app_number] => 18/222172
[patent_app_country] => US
[patent_app_date] => 2023-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24582
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18222172
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/222172 | Methods, apparatus, and articles of manufacture to reduce leakage current in sampling circuitry | Jul 13, 2023 | Issued |
Array
(
[id] => 19639343
[patent_doc_number] => 12169952
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-12-17
[patent_title] => Methods and devices for entropy coding point clouds
[patent_app_type] => utility
[patent_app_number] => 18/220986
[patent_app_country] => US
[patent_app_date] => 2023-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 20
[patent_no_of_words] => 8442
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18220986
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/220986 | Methods and devices for entropy coding point clouds | Jul 11, 2023 | Issued |
Array
(
[id] => 19688986
[patent_doc_number] => 20250007531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => CAPACITIVE DIGITAL-TO-ANALOG CONVERTER FOR MULTI-BAND RADIO FREQUENCY COMMUNICATION
[patent_app_type] => utility
[patent_app_number] => 18/343822
[patent_app_country] => US
[patent_app_date] => 2023-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22757
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18343822
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/343822 | CAPACITIVE DIGITAL-TO-ANALOG CONVERTER FOR MULTI-BAND RADIO FREQUENCY COMMUNICATION | Jun 28, 2023 | Pending |
Array
(
[id] => 19094217
[patent_doc_number] => 11955686
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-04-09
[patent_title] => Fault protected signal splitter apparatus
[patent_app_type] => utility
[patent_app_number] => 18/343407
[patent_app_country] => US
[patent_app_date] => 2023-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 19
[patent_no_of_words] => 12138
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18343407
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/343407 | Fault protected signal splitter apparatus | Jun 27, 2023 | Issued |
Array
(
[id] => 19951791
[patent_doc_number] => 12323166
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-03
[patent_title] => Glitch-free zero-latency AGC for sigma delta modulator
[patent_app_type] => utility
[patent_app_number] => 18/343151
[patent_app_country] => US
[patent_app_date] => 2023-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 2168
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18343151
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/343151 | Glitch-free zero-latency AGC for sigma delta modulator | Jun 27, 2023 | Issued |
Array
(
[id] => 19662871
[patent_doc_number] => 20240429936
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-26
[patent_title] => DIGITAL DC-DC CONTROLLER
[patent_app_type] => utility
[patent_app_number] => 18/341237
[patent_app_country] => US
[patent_app_date] => 2023-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8949
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18341237
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/341237 | Digital DC-DC controller | Jun 25, 2023 | Issued |
Array
(
[id] => 19323165
[patent_doc_number] => 20240244713
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-18
[patent_title] => ANTENNA SYSTEMS FOR MULTI-RADIO COMMUNICATIONS
[patent_app_type] => utility
[patent_app_number] => 18/213716
[patent_app_country] => US
[patent_app_date] => 2023-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18213716
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/213716 | Antenna systems for multi-radio communications | Jun 22, 2023 | Issued |
Array
(
[id] => 19718434
[patent_doc_number] => 12203965
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => Wheatstone bridge high accuracy impedance sensing circuit with increased signal to noise ratio (SNR)
[patent_app_type] => utility
[patent_app_number] => 18/207216
[patent_app_country] => US
[patent_app_date] => 2023-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 96
[patent_figures_cnt] => 119
[patent_no_of_words] => 54429
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18207216
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/207216 | Wheatstone bridge high accuracy impedance sensing circuit with increased signal to noise ratio (SNR) | Jun 7, 2023 | Issued |
Array
(
[id] => 19620100
[patent_doc_number] => 20240405780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => SYSTEM AND METHOD OF EXTENDING INPUT RANGE OF ANALOG TO DIGITAL CONVERTER
[patent_app_type] => utility
[patent_app_number] => 18/205250
[patent_app_country] => US
[patent_app_date] => 2023-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5892
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18205250
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/205250 | System and method of extending input range of analog to digital converter | Jun 1, 2023 | Issued |
Array
(
[id] => 20132777
[patent_doc_number] => 12375095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-29
[patent_title] => Digital-to-analog converter circuit with linear programmable gain stage
[patent_app_type] => utility
[patent_app_number] => 18/326398
[patent_app_country] => US
[patent_app_date] => 2023-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 6752
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18326398
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/326398 | Digital-to-analog converter circuit with linear programmable gain stage | May 30, 2023 | Issued |