
Khaja Ahmad
Examiner (ID: 2568, Phone: (571)270-7991 , Office: P/2813 )
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 1264 |
| Issued Applications | 995 |
| Pending Applications | 111 |
| Abandoned Applications | 198 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17652701
[patent_doc_number] => 11355441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-07
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/267203
[patent_app_country] => US
[patent_app_date] => 2019-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5167
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16267203
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/267203 | Semiconductor device | Feb 3, 2019 | Issued |
Array
(
[id] => 15717741
[patent_doc_number] => 20200105638
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-02
[patent_title] => Sensor Package and Method
[patent_app_type] => utility
[patent_app_number] => 16/266276
[patent_app_country] => US
[patent_app_date] => 2019-02-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8876
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16266276
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/266276 | Sensor package and method | Feb 3, 2019 | Issued |
Array
(
[id] => 16609290
[patent_doc_number] => 10910304
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Tight pitch wirings and capacitor(s)
[patent_app_type] => utility
[patent_app_number] => 16/256595
[patent_app_country] => US
[patent_app_date] => 2019-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3292
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16256595
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/256595 | Tight pitch wirings and capacitor(s) | Jan 23, 2019 | Issued |
Array
(
[id] => 18031112
[patent_doc_number] => 11514303
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-29
[patent_title] => Synaptic resistors for concurrent parallel signal processing, memory and learning with high speed and energy efficiency
[patent_app_type] => utility
[patent_app_number] => 16/961602
[patent_app_country] => US
[patent_app_date] => 2019-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 52
[patent_no_of_words] => 18326
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 375
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16961602
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/961602 | Synaptic resistors for concurrent parallel signal processing, memory and learning with high speed and energy efficiency | Jan 23, 2019 | Issued |
Array
(
[id] => 14631615
[patent_doc_number] => 20190229178
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => ELECTRO-OPTICAL DEVICE AND ELECTRONIC APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/255950
[patent_app_country] => US
[patent_app_date] => 2019-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9980
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16255950
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/255950 | Electro-optical device and electronic apparatus | Jan 23, 2019 | Issued |
Array
(
[id] => 14350393
[patent_doc_number] => 20190157169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => DYE AND PRY PROCESS FOR REMOVING QUAD FLAT NO-LEAD PACKAGES AND BOTTOM TERMINATION COMPONENTS
[patent_app_type] => utility
[patent_app_number] => 16/255211
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5021
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16255211
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/255211 | Dye and pry process for removing quad flat no-lead packages and bottom termination components | Jan 22, 2019 | Issued |
Array
(
[id] => 17196170
[patent_doc_number] => 11164937
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-11-02
[patent_title] => Semiconductor device and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/255567
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 22
[patent_no_of_words] => 7308
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16255567
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/255567 | Semiconductor device and manufacturing method thereof | Jan 22, 2019 | Issued |
Array
(
[id] => 14631407
[patent_doc_number] => 20190229073
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-25
[patent_title] => ELECTRONIC CHIP WITH PROTECTED REAR FACE
[patent_app_type] => utility
[patent_app_number] => 16/254846
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6075
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16254846
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/254846 | Electronic chip with protected rear face | Jan 22, 2019 | Issued |
Array
(
[id] => 16432995
[patent_doc_number] => 10833092
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-10
[patent_title] => Methods of incorporating leaker-devices into capacitor configurations to reduce cell disturb, and capacitor configurations incorporating leaker-devices
[patent_app_type] => utility
[patent_app_number] => 16/255569
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 40
[patent_no_of_words] => 6449
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16255569
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/255569 | Methods of incorporating leaker-devices into capacitor configurations to reduce cell disturb, and capacitor configurations incorporating leaker-devices | Jan 22, 2019 | Issued |
Array
(
[id] => 14722505
[patent_doc_number] => 20190252316
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => PERPENDICULAR INDUCTORS INTEGRATED IN A SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 16/254735
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5440
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16254735
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/254735 | Perpendicular inductors integrated in a substrate | Jan 22, 2019 | Issued |
Array
(
[id] => 15597947
[patent_doc_number] => 20200075508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/254646
[patent_app_country] => US
[patent_app_date] => 2019-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4070
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16254646
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/254646 | SEMICONDUCTOR DEVICE | Jan 22, 2019 | Abandoned |
Array
(
[id] => 14414055
[patent_doc_number] => 20190172871
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => Selector Device Incorporating Conductive Clusters for Memory Applications
[patent_app_type] => utility
[patent_app_number] => 16/251008
[patent_app_country] => US
[patent_app_date] => 2019-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8564
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16251008
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/251008 | Selector Device Incorporating Conductive Clusters for Memory Applications | Jan 16, 2019 | Abandoned |
Array
(
[id] => 16495786
[patent_doc_number] => 10861838
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Optical module
[patent_app_type] => utility
[patent_app_number] => 16/242831
[patent_app_country] => US
[patent_app_date] => 2019-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 18
[patent_no_of_words] => 8794
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 333
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16242831
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/242831 | Optical module | Jan 7, 2019 | Issued |
Array
(
[id] => 14702473
[patent_doc_number] => 10378975
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-08-13
[patent_title] => Systems, methods, and devices for static and dynamic body measurements
[patent_app_type] => utility
[patent_app_number] => 16/237314
[patent_app_country] => US
[patent_app_date] => 2018-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 31
[patent_no_of_words] => 22239
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16237314
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/237314 | Systems, methods, and devices for static and dynamic body measurements | Dec 30, 2018 | Issued |
Array
(
[id] => 15260339
[patent_doc_number] => 20190378903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-12
[patent_title] => SEMICONDUCTOR DEVICES HAVING A GATE ISOLATION LAYER AND METHODS OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/232369
[patent_app_country] => US
[patent_app_date] => 2018-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7995
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16232369
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/232369 | Semiconductor devices having a gate isolation layer and methods of manufacturing the same | Dec 25, 2018 | Issued |
Array
(
[id] => 15703617
[patent_doc_number] => 10607996
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-03-31
[patent_title] => Construction of integrated circuitry, DRAM circuitry, a method of forming a conductive line construction, a method of forming memory circuitry, and a method of forming DRAM circuitry
[patent_app_type] => utility
[patent_app_number] => 16/232634
[patent_app_country] => US
[patent_app_date] => 2018-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 38
[patent_no_of_words] => 6445
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16232634
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/232634 | Construction of integrated circuitry, DRAM circuitry, a method of forming a conductive line construction, a method of forming memory circuitry, and a method of forming DRAM circuitry | Dec 25, 2018 | Issued |
Array
(
[id] => 16881347
[patent_doc_number] => 11031505
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Transistor and its manufacturing process
[patent_app_type] => utility
[patent_app_number] => 16/232826
[patent_app_country] => US
[patent_app_date] => 2018-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 8440
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 367
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16232826
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/232826 | Transistor and its manufacturing process | Dec 25, 2018 | Issued |
Array
(
[id] => 16410123
[patent_doc_number] => 10818689
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Three-dimensional semiconductor memory device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 16/232549
[patent_app_country] => US
[patent_app_date] => 2018-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 9342
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16232549
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/232549 | Three-dimensional semiconductor memory device and method of fabricating the same | Dec 25, 2018 | Issued |
Array
(
[id] => 17048172
[patent_doc_number] => 11101362
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Semiconductor device and forming method thereof
[patent_app_type] => utility
[patent_app_number] => 16/232932
[patent_app_country] => US
[patent_app_date] => 2018-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 58
[patent_figures_cnt] => 104
[patent_no_of_words] => 15886
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16232932
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/232932 | Semiconductor device and forming method thereof | Dec 25, 2018 | Issued |
Array
(
[id] => 14317477
[patent_doc_number] => 20190148442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => IMAGE SENSING DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/223712
[patent_app_country] => US
[patent_app_date] => 2018-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9111
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16223712
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/223712 | Image sensing device and manufacturing method thereof | Dec 17, 2018 | Issued |