Khanh B. Duong

Array ( [id] => 8802201 [patent_doc_number] => 08440475 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-05-14 [patent_title] => 'Alignment calculation' [patent_app_type] => utility [patent_app_number] => 12/184798 [patent_app_country] => US [patent_app_date] => 2008-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3328 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12184798 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5358101 [patent_doc_number] => 20090032895 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-05 [patent_title] => 'Image Sensor and Method for Manufacturing the Same' [patent_app_type] => utility [patent_app_number] => 12/179607 [patent_app_country] => US [patent_app_date] => 2008-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2918 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20090032895.pdf [firstpage_image] =>[orig_patent_app_number] => 12179607 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5271624 [patent_doc_number] => 20090075400 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-19 [patent_title] => 'METHOD FOR MANUFACTURING FERROELECTRIC MEMORY' [patent_app_type] => utility [patent_app_number] => 12/178717 [patent_app_country] => US [patent_app_date] => 2008-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6323 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0075/20090075400.pdf [firstpage_image] =>[orig_patent_app_number] => 12178717 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6537864 [patent_doc_number] => 20100015754 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-21 [patent_title] => 'METHOD AND APPARATUS TO FORM THIN LAYERS OF PHOTOVOLTAIC ABSORBERS' [patent_app_type] => utility [patent_app_number] => 12/177007 [patent_app_country] => US [patent_app_date] => 2008-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6943 [patent_no_of_claims] => 67 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0015/20100015754.pdf [firstpage_image] =>[orig_patent_app_number] => 12177007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4568659 [patent_doc_number] => 07858455 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-12-28 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/219017 [patent_app_country] => US [patent_app_date] => 2008-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 82 [patent_no_of_words] => 25009 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/858/07858455.pdf [firstpage_image] =>[orig_patent_app_number] => 12219017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6463590 [patent_doc_number] => 20100006926 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'METHODS FOR FORMING HIGH PERFORMANCE GATES AND STRUCTURES THEREOF' [patent_app_type] => utility [patent_app_number] => 12/170687 [patent_app_country] => US [patent_app_date] => 2008-07-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 2881 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20100006926.pdf [firstpage_image] =>[orig_patent_app_number] => 12170687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6489804 [patent_doc_number] => 20100009512 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-14 [patent_title] => 'METHODS OF FORMING A PLURALITY OF CAPACITORS' [patent_app_type] => utility [patent_app_number] => 12/170307 [patent_app_country] => US [patent_app_date] => 2008-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 51 [patent_figures_cnt] => 51 [patent_no_of_words] => 4894 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0009/20100009512.pdf [firstpage_image] =>[orig_patent_app_number] => 12170307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 71452 [patent_doc_number] => 07754511 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-13 [patent_title] => 'Laser lift-off method' [patent_app_type] => utility [patent_app_number] => 12/169317 [patent_app_country] => US [patent_app_date] => 2008-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2191 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/754/07754511.pdf [firstpage_image] =>[orig_patent_app_number] => 12169317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6419221 [patent_doc_number] => 20100167501 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-01 [patent_title] => 'SEPARATION OF SEMICONDUCTOR DEVICES' [patent_app_type] => utility [patent_app_number] => 12/667418 [patent_app_country] => US [patent_app_date] => 2008-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 3881 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0167/20100167501.pdf [firstpage_image] =>[orig_patent_app_number] => 12667418 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5502312 [patent_doc_number] => 20090163000 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-25 [patent_title] => 'METHOD FOR FABRICATING VERTICAL CHANNEL TRANSISTOR IN A SEMICONDUCTOR DEVICE' [patent_app_type] => utility [patent_app_number] => 12/164867 [patent_app_country] => US [patent_app_date] => 2008-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 2478 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0163/20090163000.pdf [firstpage_image] =>[orig_patent_app_number] => 12164867 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5458349 [patent_doc_number] => 20090258501 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-15 [patent_title] => 'Double patterning method' [patent_app_type] => utility [patent_app_number] => 12/216107 [patent_app_country] => US [patent_app_date] => 2008-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4304 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0258/20090258501.pdf [firstpage_image] =>[orig_patent_app_number] => 12216107 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4067 [patent_doc_number] => 07816202 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-10-19 [patent_title] => 'Method for fabricating capacitor in semiconductor device' [patent_app_type] => utility [patent_app_number] => 12/163937 [patent_app_country] => US [patent_app_date] => 2008-06-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 2968 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/816/07816202.pdf [firstpage_image] =>[orig_patent_app_number] => 12163937 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8652917 [patent_doc_number] => 08372663 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-12 [patent_title] => 'Good chip classifying method on wafer, and chip quality judging method, marking mechanism, and manufacturing method of semiconductor device using the good chip classifying method' [patent_app_type] => utility [patent_app_number] => 12/145367 [patent_app_country] => US [patent_app_date] => 2008-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 39 [patent_figures_cnt] => 39 [patent_no_of_words] => 27528 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12145367 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7540284 [patent_doc_number] => 08058127 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-15 [patent_title] => 'Manufacturing method of semiconductor power devices' [patent_app_type] => utility [patent_app_number] => 12/664688 [patent_app_country] => US [patent_app_date] => 2008-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3395 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 312 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/058/08058127.pdf [firstpage_image] =>[orig_patent_app_number] => 12664688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4789374 [patent_doc_number] => 20080290347 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-11-27 [patent_title] => 'Gallium Nitride Semiconductor and Method of Manufacturing the Same' [patent_app_type] => utility [patent_app_number] => 12/124080 [patent_app_country] => US [patent_app_date] => 2008-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3550 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0290/20080290347.pdf [firstpage_image] =>[orig_patent_app_number] => 12124080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5555663 [patent_doc_number] => 20090267240 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-29 [patent_title] => 'METHOD OF MANUFACTURING AN OVERLAY MARK' [patent_app_type] => utility [patent_app_number] => 12/111598 [patent_app_country] => US [patent_app_date] => 2008-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3408 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0267/20090267240.pdf [firstpage_image] =>[orig_patent_app_number] => 12111598 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 314770 [patent_doc_number] => 07524740 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-04-28 [patent_title] => 'Localized strain relaxation for strained Si directly on insulator' [patent_app_type] => utility [patent_app_number] => 12/108917 [patent_app_country] => US [patent_app_date] => 2008-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 19 [patent_no_of_words] => 2816 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 423 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/524/07524740.pdf [firstpage_image] =>[orig_patent_app_number] => 12108917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 211881 [patent_doc_number] => 07622787 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-24 [patent_title] => 'Process for high voltage superjunction termination' [patent_app_type] => utility [patent_app_number] => 12/104137 [patent_app_country] => US [patent_app_date] => 2008-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 22 [patent_no_of_words] => 5507 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/622/07622787.pdf [firstpage_image] =>[orig_patent_app_number] => 12104137 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6438716 [patent_doc_number] => 20100144120 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-10 [patent_title] => 'Method for Producing Chip with Adhesive Applied' [patent_app_type] => utility [patent_app_number] => 12/596047 [patent_app_country] => US [patent_app_date] => 2008-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 11909 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0144/20100144120.pdf [firstpage_image] =>[orig_patent_app_number] => 12596047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6311002 [patent_doc_number] => 20100193815 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-05 [patent_title] => 'Method for the Manufacture of an Optoelectronic Component and an Optoelectronic Component' [patent_app_type] => utility [patent_app_number] => 12/595887 [patent_app_country] => US [patent_app_date] => 2008-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10663 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0193/20100193815.pdf [firstpage_image] =>[orig_patent_app_number] => 12595887 [rel_patent_id] =>[rel_patent_doc_number] =>)