
Khanh B. Duong
Examiner (ID: 11457)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822 |
| Total Applications | 696 |
| Issued Applications | 594 |
| Pending Applications | 7 |
| Abandoned Applications | 96 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 228765
[patent_doc_number] => 07601578
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-10-13
[patent_title] => 'Defect control in gate dielectrics'
[patent_app_type] => utility
[patent_app_number] => 11/924132
[patent_app_country] => US
[patent_app_date] => 2007-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 1886
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/601/07601578.pdf
[firstpage_image] =>[orig_patent_app_number] => 11924132
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/924132 | Defect control in gate dielectrics | Oct 24, 2007 | Issued |
Array
(
[id] => 4731238
[patent_doc_number] => 20080048264
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-28
[patent_title] => 'Method for forming pattern of stacked film and thin film transistor'
[patent_app_type] => utility
[patent_app_number] => 11/976265
[patent_app_country] => US
[patent_app_date] => 2007-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 15750
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20080048264.pdf
[firstpage_image] =>[orig_patent_app_number] => 11976265
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/976265 | Stacked film including a semiconductor film having a taper angle, and thin film transistor including the stacked film | Oct 22, 2007 | Issued |
Array
(
[id] => 256290
[patent_doc_number] => 07575963
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-08-18
[patent_title] => 'Method for manufacturing contact structures of wiring'
[patent_app_type] => utility
[patent_app_number] => 11/874769
[patent_app_country] => US
[patent_app_date] => 2007-10-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 32
[patent_no_of_words] => 8410
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/575/07575963.pdf
[firstpage_image] =>[orig_patent_app_number] => 11874769
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/874769 | Method for manufacturing contact structures of wiring | Oct 17, 2007 | Issued |
Array
(
[id] => 4843344
[patent_doc_number] => 20080179752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-31
[patent_title] => 'Method of making semiconductor device and semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/898295
[patent_app_country] => US
[patent_app_date] => 2007-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 29
[patent_no_of_words] => 9043
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0179/20080179752.pdf
[firstpage_image] =>[orig_patent_app_number] => 11898295
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/898295 | Method of forming a silicide layer while applying a compressive or tensile strain to impurity layers | Sep 10, 2007 | Issued |
Array
(
[id] => 5444258
[patent_doc_number] => 20090045484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-19
[patent_title] => 'METHODS AND SYSTEMS INVOLVING ELECTRICALLY REPROGRAMMABLE FUSES'
[patent_app_type] => utility
[patent_app_number] => 11/839716
[patent_app_country] => US
[patent_app_date] => 2007-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2357
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20090045484.pdf
[firstpage_image] =>[orig_patent_app_number] => 11839716
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/839716 | METHODS AND SYSTEMS INVOLVING ELECTRICALLY REPROGRAMMABLE FUSES | Aug 15, 2007 | Abandoned |
Array
(
[id] => 5082919
[patent_doc_number] => 20070272970
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-29
[patent_title] => 'NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 11/838893
[patent_app_country] => US
[patent_app_date] => 2007-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3232
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20070272970.pdf
[firstpage_image] =>[orig_patent_app_number] => 11838893
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/838893 | Non-volatile memory | Aug 14, 2007 | Issued |
Array
(
[id] => 5444256
[patent_doc_number] => 20090045482
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-19
[patent_title] => 'Shallow Trench Isolation with Improved Structure and Method of Forming'
[patent_app_type] => utility
[patent_app_number] => 11/838666
[patent_app_country] => US
[patent_app_date] => 2007-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5526
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20090045482.pdf
[firstpage_image] =>[orig_patent_app_number] => 11838666
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/838666 | Shallow trench isolation with improved structure and method of forming | Aug 13, 2007 | Issued |
Array
(
[id] => 5444282
[patent_doc_number] => 20090045508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-19
[patent_title] => 'OBLONG PERIPHERAL SOLDER BALL PADS ON A PRINTED CIRCUIT BOARD FOR MOUNTING A BALL GRID ARRAY PACKAGE'
[patent_app_type] => utility
[patent_app_number] => 11/837835
[patent_app_country] => US
[patent_app_date] => 2007-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6553
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20090045508.pdf
[firstpage_image] =>[orig_patent_app_number] => 11837835
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/837835 | Oblong peripheral solder ball pads on a printed circuit board for mounting a ball grid array package | Aug 12, 2007 | Issued |
Array
(
[id] => 5147
[patent_doc_number] => 07816762
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-19
[patent_title] => 'On-chip decoupling capacitor structures'
[patent_app_type] => utility
[patent_app_number] => 11/834956
[patent_app_country] => US
[patent_app_date] => 2007-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1312
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 60
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/816/07816762.pdf
[firstpage_image] =>[orig_patent_app_number] => 11834956
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/834956 | On-chip decoupling capacitor structures | Aug 6, 2007 | Issued |
Array
(
[id] => 7527788
[patent_doc_number] => 08044381
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-25
[patent_title] => 'Light emitting diode (LED)'
[patent_app_type] => utility
[patent_app_number] => 11/830601
[patent_app_country] => US
[patent_app_date] => 2007-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5582
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/044/08044381.pdf
[firstpage_image] =>[orig_patent_app_number] => 11830601
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/830601 | Light emitting diode (LED) | Jul 29, 2007 | Issued |
Array
(
[id] => 62737
[patent_doc_number] => 07763490
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-27
[patent_title] => 'Thin film transistor substrate and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/825973
[patent_app_country] => US
[patent_app_date] => 2007-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 49
[patent_figures_cnt] => 49
[patent_no_of_words] => 8471
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/763/07763490.pdf
[firstpage_image] =>[orig_patent_app_number] => 11825973
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/825973 | Thin film transistor substrate and method for fabricating the same | Jul 9, 2007 | Issued |
Array
(
[id] => 5346125
[patent_doc_number] => 20090001486
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-01
[patent_title] => 'Forming a cantilever assembly for verticle and lateral movement'
[patent_app_type] => utility
[patent_app_number] => 11/824465
[patent_app_country] => US
[patent_app_date] => 2007-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4509
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20090001486.pdf
[firstpage_image] =>[orig_patent_app_number] => 11824465
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/824465 | Forming a cantilever assembly for vertical and lateral movement | Jun 28, 2007 | Issued |
Array
(
[id] => 856731
[patent_doc_number] => 07374990
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-20
[patent_title] => 'Vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array'
[patent_app_type] => utility
[patent_app_number] => 11/756800
[patent_app_country] => US
[patent_app_date] => 2007-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 67
[patent_no_of_words] => 12050
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/374/07374990.pdf
[firstpage_image] =>[orig_patent_app_number] => 11756800
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/756800 | Vertical wrap-around-gate field-effect-transistor for high density, low voltage logic and memory array | May 31, 2007 | Issued |
Array
(
[id] => 63601
[patent_doc_number] => 07759150
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-20
[patent_title] => 'Nanorod sensor with single-plane electrodes'
[patent_app_type] => utility
[patent_app_number] => 11/805011
[patent_app_country] => US
[patent_app_date] => 2007-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 3293
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/759/07759150.pdf
[firstpage_image] =>[orig_patent_app_number] => 11805011
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/805011 | Nanorod sensor with single-plane electrodes | May 21, 2007 | Issued |
Array
(
[id] => 4731180
[patent_doc_number] => 20080048239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-02-28
[patent_title] => 'Semiconductor memory device having DRAM cell mode and non-volatile memory cell mode and operation method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/798716
[patent_app_country] => US
[patent_app_date] => 2007-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4822
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0048/20080048239.pdf
[firstpage_image] =>[orig_patent_app_number] => 11798716
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/798716 | Semiconductor memory device having DRAM cell mode and non-volatile memory cell mode and operation method thereof | May 15, 2007 | Issued |
Array
(
[id] => 5256725
[patent_doc_number] => 20070210357
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-09-13
[patent_title] => 'MOSFET HAVING RECESSED CHANNEL AND METHOD OF FABRICATING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/748973
[patent_app_country] => US
[patent_app_date] => 2007-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2918
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0210/20070210357.pdf
[firstpage_image] =>[orig_patent_app_number] => 11748973
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/748973 | MOSFET having recessed channel | May 14, 2007 | Issued |
Array
(
[id] => 5043722
[patent_doc_number] => 20070262393
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-11-15
[patent_title] => 'Semiconductor devices and methods of forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/797827
[patent_app_country] => US
[patent_app_date] => 2007-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7692
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0262/20070262393.pdf
[firstpage_image] =>[orig_patent_app_number] => 11797827
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/797827 | Method of forming the semiconductor device | May 7, 2007 | Issued |
Array
(
[id] => 4936385
[patent_doc_number] => 20080073699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 11/689157
[patent_app_country] => US
[patent_app_date] => 2007-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2887
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0073/20080073699.pdf
[firstpage_image] =>[orig_patent_app_number] => 11689157
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/689157 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Mar 20, 2007 | Abandoned |
Array
(
[id] => 836928
[patent_doc_number] => 07393743
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-07-01
[patent_title] => 'Methods of forming a plurality of capacitors'
[patent_app_type] => utility
[patent_app_number] => 11/724484
[patent_app_country] => US
[patent_app_date] => 2007-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 4135
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/393/07393743.pdf
[firstpage_image] =>[orig_patent_app_number] => 11724484
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/724484 | Methods of forming a plurality of capacitors | Mar 13, 2007 | Issued |
Array
(
[id] => 5159986
[patent_doc_number] => 20070173030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-26
[patent_title] => 'Methods of forming a plurality of capacitors'
[patent_app_type] => utility
[patent_app_number] => 11/724500
[patent_app_country] => US
[patent_app_date] => 2007-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4126
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20070173030.pdf
[firstpage_image] =>[orig_patent_app_number] => 11724500
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/724500 | Methods of forming a plurality of capacitors | Mar 13, 2007 | Issued |