
Khanh B. Duong
Examiner (ID: 11457)
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822 |
| Total Applications | 696 |
| Issued Applications | 594 |
| Pending Applications | 7 |
| Abandoned Applications | 96 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8115623
[patent_doc_number] => 08159032
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-17
[patent_title] => 'Electronic device comprising an ESD device'
[patent_app_type] => utility
[patent_app_number] => 11/632511
[patent_app_country] => US
[patent_app_date] => 2005-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3801
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/159/08159032.pdf
[firstpage_image] =>[orig_patent_app_number] => 11632511
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/632511 | Electronic device comprising an ESD device | Jul 5, 2005 | Issued |
Array
(
[id] => 6931286
[patent_doc_number] => 20050282321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'HIGH-VOLTAGE MOS DEVICE AND FABRICATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 10/908917
[patent_app_country] => US
[patent_app_date] => 2005-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2248
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0282/20050282321.pdf
[firstpage_image] =>[orig_patent_app_number] => 10908917
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/908917 | Method of fabricating high-voltage MOS device | May 31, 2005 | Issued |
Array
(
[id] => 5807844
[patent_doc_number] => 20060094199
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'Method for forming capacitor of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/122597
[patent_app_country] => US
[patent_app_date] => 2005-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2661
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0094/20060094199.pdf
[firstpage_image] =>[orig_patent_app_number] => 11122597
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/122597 | Method for forming capacitor of semiconductor device | May 4, 2005 | Issued |
Array
(
[id] => 5293825
[patent_doc_number] => 20090008751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'Method for Producing an Area having Reduced Electrical Conductivity Within a Semiconductor Layer and Optoelectronic Semiconductor Element'
[patent_app_type] => utility
[patent_app_number] => 11/597928
[patent_app_country] => US
[patent_app_date] => 2005-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2479
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20090008751.pdf
[firstpage_image] =>[orig_patent_app_number] => 11597928
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/597928 | Method for producing an area having reduced electrical conductivity within a semiconductor layer and optoelectronic semiconductor element | Apr 24, 2005 | Issued |
Array
(
[id] => 5851261
[patent_doc_number] => 20060234452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-19
[patent_title] => 'NON-VOLATILE MEMORY AND FABRICATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 10/907707
[patent_app_country] => US
[patent_app_date] => 2005-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3186
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0234/20060234452.pdf
[firstpage_image] =>[orig_patent_app_number] => 10907707
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/907707 | Method of fabricating a non-volatile memory | Apr 12, 2005 | Issued |
Array
(
[id] => 5859039
[patent_doc_number] => 20060228843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-12
[patent_title] => 'METHOD OF FABRICATING SEMICONDUCTOR DEVICES AND METHOD OF ADJUSTING LATTICE DISTANCE IN DEVICE CHANNEL'
[patent_app_type] => utility
[patent_app_number] => 10/907677
[patent_app_country] => US
[patent_app_date] => 2005-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2912
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0228/20060228843.pdf
[firstpage_image] =>[orig_patent_app_number] => 10907677
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/907677 | METHOD OF FABRICATING SEMICONDUCTOR DEVICES AND METHOD OF ADJUSTING LATTICE DISTANCE IN DEVICE CHANNEL | Apr 11, 2005 | Abandoned |
Array
(
[id] => 5771019
[patent_doc_number] => 20050266631
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-01
[patent_title] => 'Semiconductor device fabricating method'
[patent_app_type] => utility
[patent_app_number] => 11/098567
[patent_app_country] => US
[patent_app_date] => 2005-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 9848
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0266/20050266631.pdf
[firstpage_image] =>[orig_patent_app_number] => 11098567
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/098567 | Method of fabricating a complementary semiconductor device having a strained channel p-transistor | Apr 4, 2005 | Issued |
Array
(
[id] => 7197752
[patent_doc_number] => 20050164592
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-28
[patent_title] => 'Manufacturing method and structure of copper lines for a liquid crystal panel'
[patent_app_type] => utility
[patent_app_number] => 11/085907
[patent_app_country] => US
[patent_app_date] => 2005-03-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2623
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20050164592.pdf
[firstpage_image] =>[orig_patent_app_number] => 11085907
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/085907 | Manufacturing method and structure of copper lines for a liquid crystal panel | Mar 20, 2005 | Abandoned |
Array
(
[id] => 281696
[patent_doc_number] => 07553695
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-30
[patent_title] => 'Method of fabricating a package for a micro component'
[patent_app_type] => utility
[patent_app_number] => 11/082507
[patent_app_country] => US
[patent_app_date] => 2005-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 32
[patent_no_of_words] => 4350
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/553/07553695.pdf
[firstpage_image] =>[orig_patent_app_number] => 11082507
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/082507 | Method of fabricating a package for a micro component | Mar 16, 2005 | Issued |
Array
(
[id] => 7005316
[patent_doc_number] => 20050170629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-04
[patent_title] => 'Method of fabricating a low cost zener diode chip for use in shunt-wired miniature light strings'
[patent_app_type] => utility
[patent_app_number] => 11/071221
[patent_app_country] => US
[patent_app_date] => 2005-03-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4974
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0170/20050170629.pdf
[firstpage_image] =>[orig_patent_app_number] => 11071221
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/071221 | Method of fabricating a low cost zener diode chip for use in shunt-wired miniature light strings | Mar 3, 2005 | Abandoned |
Array
(
[id] => 356555
[patent_doc_number] => 07488993
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-10
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/067627
[patent_app_country] => US
[patent_app_date] => 2005-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 3587
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/488/07488993.pdf
[firstpage_image] =>[orig_patent_app_number] => 11067627
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/067627 | Semiconductor device and method of manufacturing the same | Feb 27, 2005 | Issued |
Array
(
[id] => 6955704
[patent_doc_number] => 20050212074
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-29
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/065307
[patent_app_country] => US
[patent_app_date] => 2005-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4805
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20050212074.pdf
[firstpage_image] =>[orig_patent_app_number] => 11065307
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/065307 | Semiconductor device and method of manufacturing the same | Feb 24, 2005 | Abandoned |
Array
(
[id] => 425072
[patent_doc_number] => 07271054
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-18
[patent_title] => 'Method of manufacturing a ferroelectric capacitor having RU1-XOX electrode'
[patent_app_type] => utility
[patent_app_number] => 11/055177
[patent_app_country] => US
[patent_app_date] => 2005-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 17
[patent_no_of_words] => 5765
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/271/07271054.pdf
[firstpage_image] =>[orig_patent_app_number] => 11055177
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/055177 | Method of manufacturing a ferroelectric capacitor having RU1-XOX electrode | Feb 10, 2005 | Issued |
Array
(
[id] => 6944885
[patent_doc_number] => 20050196934
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-08
[patent_title] => 'SOI substrate and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/055167
[patent_app_country] => US
[patent_app_date] => 2005-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3991
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0196/20050196934.pdf
[firstpage_image] =>[orig_patent_app_number] => 11055167
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/055167 | SOI substrate and method of manufacturing the same | Feb 10, 2005 | Abandoned |
Array
(
[id] => 732677
[patent_doc_number] => 07037806
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-05-02
[patent_title] => 'Method of fabricating silicon-on-insulator semiconductor substrate using rare earth oxide or rare earth nitride'
[patent_app_type] => utility
[patent_app_number] => 11/054627
[patent_app_country] => US
[patent_app_date] => 2005-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 3282
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/037/07037806.pdf
[firstpage_image] =>[orig_patent_app_number] => 11054627
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/054627 | Method of fabricating silicon-on-insulator semiconductor substrate using rare earth oxide or rare earth nitride | Feb 8, 2005 | Issued |
Array
(
[id] => 7183270
[patent_doc_number] => 20050161753
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-28
[patent_title] => 'Method of fabricating radio frequency microelectromechanical systems (MEMS) devices on low-temperature co-fired ceramic (LTCC) substrates'
[patent_app_type] => utility
[patent_app_number] => 11/052302
[patent_app_country] => US
[patent_app_date] => 2005-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 17943
[patent_no_of_claims] => 100
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0161/20050161753.pdf
[firstpage_image] =>[orig_patent_app_number] => 11052302
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/052302 | Method of fabricating radio frequency microelectromechanical systems (MEMS) devices on low-temperature co-fired ceramic (LTCC) substrates | Feb 7, 2005 | Abandoned |
Array
(
[id] => 5667130
[patent_doc_number] => 20060172480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-08-03
[patent_title] => 'Single metal gate CMOS device design'
[patent_app_type] => utility
[patent_app_number] => 11/048877
[patent_app_country] => US
[patent_app_date] => 2005-02-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6071
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0172/20060172480.pdf
[firstpage_image] =>[orig_patent_app_number] => 11048877
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/048877 | Single metal gate CMOS device design | Feb 2, 2005 | Abandoned |
Array
(
[id] => 6996841
[patent_doc_number] => 20050136619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-06-23
[patent_title] => 'Semiconductor devices and methods of forming a trench in a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/047337
[patent_app_country] => US
[patent_app_date] => 2005-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1908
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0136/20050136619.pdf
[firstpage_image] =>[orig_patent_app_number] => 11047337
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/047337 | Semiconductor devices and methods of forming a trench in a semiconductor device | Jan 27, 2005 | Abandoned |
Array
(
[id] => 944106
[patent_doc_number] => 06967160
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-11-22
[patent_title] => 'Method of manufacturing semiconductor device having nickel silicide with reduced interface roughness'
[patent_app_type] => utility
[patent_app_number] => 11/042194
[patent_app_country] => US
[patent_app_date] => 2005-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3542
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/967/06967160.pdf
[firstpage_image] =>[orig_patent_app_number] => 11042194
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/042194 | Method of manufacturing semiconductor device having nickel silicide with reduced interface roughness | Jan 25, 2005 | Issued |
Array
(
[id] => 359668
[patent_doc_number] => 07485547
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-02-03
[patent_title] => 'Method of fabricating semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/041697
[patent_app_country] => US
[patent_app_date] => 2005-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 4115
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/485/07485547.pdf
[firstpage_image] =>[orig_patent_app_number] => 11041697
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/041697 | Method of fabricating semiconductor device | Jan 24, 2005 | Issued |