
Khareem E. Almo
Examiner (ID: 17294, Phone: (571)272-5524 , Office: P/2842 )
| Most Active Art Unit | 2842 |
| Art Unit(s) | 2849, 2842, 2816, 2836 |
| Total Applications | 1067 |
| Issued Applications | 905 |
| Pending Applications | 63 |
| Abandoned Applications | 110 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12695200
[patent_doc_number] => 20180123566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => Low Phase Shift, High Frequency Attenuator
[patent_app_type] => utility
[patent_app_number] => 15/683451
[patent_app_country] => US
[patent_app_date] => 2017-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4681
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -25
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15683451
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/683451 | Low phase shift, high frequency attenuator | Aug 21, 2017 | Issued |
Array
(
[id] => 16294197
[patent_doc_number] => 10771055
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Switching device and power conversion device
[patent_app_type] => utility
[patent_app_number] => 16/321096
[patent_app_country] => US
[patent_app_date] => 2017-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8440
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16321096
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/321096 | Switching device and power conversion device | Jul 24, 2017 | Issued |
Array
(
[id] => 12025478
[patent_doc_number] => 20170315577
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-02
[patent_title] => 'CONTROL CIRCUIT AND CONTROL SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/654694
[patent_app_country] => US
[patent_app_date] => 2017-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 3401
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15654694
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/654694 | Control circuit and control system | Jul 18, 2017 | Issued |
Array
(
[id] => 12141653
[patent_doc_number] => 20180019736
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-18
[patent_title] => 'FLIP-FLOP INCLUDING 3-STATE INVERTER'
[patent_app_type] => utility
[patent_app_number] => 15/649776
[patent_app_country] => US
[patent_app_date] => 2017-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 11911
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15649776
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/649776 | Flip-flop including 3-state inverter | Jul 13, 2017 | Issued |
Array
(
[id] => 14754395
[patent_doc_number] => 20190260371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 16/314783
[patent_app_country] => US
[patent_app_date] => 2017-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7354
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16314783
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/314783 | Semiconductor device | Jul 6, 2017 | Issued |
Array
(
[id] => 12336858
[patent_doc_number] => 09948291
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-17
[patent_title] => 20V to 50V high current ASIC PIN diode driver
[patent_app_type] => utility
[patent_app_number] => 15/637221
[patent_app_country] => US
[patent_app_date] => 2017-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7632
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15637221
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/637221 | 20V to 50V high current ASIC PIN diode driver | Jun 28, 2017 | Issued |
Array
(
[id] => 13007295
[patent_doc_number] => 10027325
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-17
[patent_title] => Circuit having a parallel voltage threshold architecture to support a wide voltage supply range
[patent_app_type] => utility
[patent_app_number] => 15/635844
[patent_app_country] => US
[patent_app_date] => 2017-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 8217
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15635844
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/635844 | Circuit having a parallel voltage threshold architecture to support a wide voltage supply range | Jun 27, 2017 | Issued |
Array
(
[id] => 12005164
[patent_doc_number] => 20170309319
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-26
[patent_title] => 'APPARATUSES AND METHODS FOR DETECTING FREQUENCY RANGES CORRESPONDING TO SIGNAL DELAYS OF CONDUCTIVE VIAS'
[patent_app_type] => utility
[patent_app_number] => 15/635071
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 8859
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15635071
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/635071 | Apparatuses and methods for detecting frequency ranges corresponding to signal delays of conductive VIAS | Jun 26, 2017 | Issued |
Array
(
[id] => 13742099
[patent_doc_number] => 20180375519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => PHASE SYNCHRONIZATION BETWEEN TWO PHASE LOCKED LOOPS
[patent_app_type] => utility
[patent_app_number] => 15/634183
[patent_app_country] => US
[patent_app_date] => 2017-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5393
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15634183
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/634183 | Phase synchronization between two phase locked loops | Jun 26, 2017 | Issued |
Array
(
[id] => 12122099
[patent_doc_number] => 20180005685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'SEMICONDUCTOR DEVICE COMPRISING CHARGE PUMP CIRCUIT FOR GENERATING SUBSTRATE BIAS VOLTAGE'
[patent_app_type] => utility
[patent_app_number] => 15/632309
[patent_app_country] => US
[patent_app_date] => 2017-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 12440
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15632309
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/632309 | SEMICONDUCTOR DEVICE COMPRISING CHARGE PUMP CIRCUIT FOR GENERATING SUBSTRATE BIAS VOLTAGE | Jun 23, 2017 | Abandoned |
Array
(
[id] => 13725471
[patent_doc_number] => 20170373691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => LEVEL SHIFTER AND A METHOD FOR SHIFTING VOLTAGE LEVEL
[patent_app_type] => utility
[patent_app_number] => 15/630665
[patent_app_country] => US
[patent_app_date] => 2017-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4395
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15630665
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/630665 | Level shifter and a method for shifting voltage level | Jun 21, 2017 | Issued |
Array
(
[id] => 14126779
[patent_doc_number] => 10250264
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => Multiplying delay-locked loop using sampling time-to-digital converter
[patent_app_type] => utility
[patent_app_number] => 15/629427
[patent_app_country] => US
[patent_app_date] => 2017-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 3446
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15629427
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/629427 | Multiplying delay-locked loop using sampling time-to-digital converter | Jun 20, 2017 | Issued |
Array
(
[id] => 13472135
[patent_doc_number] => 20180287610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => LOW POWER INTEGRATED CLOCK GATING CELL USING CONTROLLED INVERTED CLOCK
[patent_app_type] => utility
[patent_app_number] => 15/629729
[patent_app_country] => US
[patent_app_date] => 2017-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15629729
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/629729 | Low power integrated clock gating cell using controlled inverted clock | Jun 20, 2017 | Issued |
Array
(
[id] => 15251375
[patent_doc_number] => 10511220
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Control device for active filter
[patent_app_type] => utility
[patent_app_number] => 16/335923
[patent_app_country] => US
[patent_app_date] => 2017-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4985
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 297
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16335923
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/335923 | Control device for active filter | Jun 20, 2017 | Issued |
Array
(
[id] => 11990652
[patent_doc_number] => 20170294807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-12
[patent_title] => 'SYSTEM AND METHOD FOR BIDIRECTIONAL WIRELESS POWER TRANSFER'
[patent_app_type] => utility
[patent_app_number] => 15/628703
[patent_app_country] => US
[patent_app_date] => 2017-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 16601
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15628703
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/628703 | System and method for bidirectional wireless power transfer | Jun 20, 2017 | Issued |
Array
(
[id] => 13769787
[patent_doc_number] => 10177243
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-08
[patent_title] => Extended drain NMOS transistor with buried P type region
[patent_app_type] => utility
[patent_app_number] => 15/626278
[patent_app_country] => US
[patent_app_date] => 2017-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4967
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15626278
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/626278 | Extended drain NMOS transistor with buried P type region | Jun 18, 2017 | Issued |
Array
(
[id] => 14368277
[patent_doc_number] => 10305459
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Multi-phase clock generator
[patent_app_type] => utility
[patent_app_number] => 15/622739
[patent_app_country] => US
[patent_app_date] => 2017-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 5289
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15622739
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/622739 | Multi-phase clock generator | Jun 13, 2017 | Issued |
Array
(
[id] => 13498969
[patent_doc_number] => 20180301027
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-18
[patent_title] => MONITORING VEHICLE PARKING OCCUPANCY
[patent_app_type] => utility
[patent_app_number] => 15/619317
[patent_app_country] => US
[patent_app_date] => 2017-06-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9958
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15619317
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/619317 | Monitoring vehicle parking occupancy | Jun 8, 2017 | Issued |
Array
(
[id] => 14095073
[patent_doc_number] => 10243456
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-26
[patent_title] => Voltage regulator with load current prediction and method therefor
[patent_app_type] => utility
[patent_app_number] => 15/611961
[patent_app_country] => US
[patent_app_date] => 2017-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4949
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15611961
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/611961 | Voltage regulator with load current prediction and method therefor | Jun 1, 2017 | Issued |
Array
(
[id] => 12096012
[patent_doc_number] => 20170353105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'METHOD AND CIRCUITRY TO SOFT START HIGH POWER CHARGE PUMPS'
[patent_app_type] => utility
[patent_app_number] => 15/610318
[patent_app_country] => US
[patent_app_date] => 2017-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5819
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15610318
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/610318 | Method and circuitry to soft start high power charge pumps | May 30, 2017 | Issued |