Khareem E. Almo

Array ( [id] => 7546145 [patent_doc_number] => 08054119 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-08 [patent_title] => 'System and method for on/off-chip characterization of pulse-width limiter outputs' [patent_app_type] => utility [patent_app_number] => 11/109090 [patent_app_country] => US [patent_app_date] => 2005-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3821 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/054/08054119.pdf [firstpage_image] =>[orig_patent_app_number] => 11109090 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 240132 [patent_doc_number] => 07592852 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-22 [patent_title] => 'Methods for controlling driving circuits' [patent_app_type] => utility [patent_app_number] => 11/087859 [patent_app_country] => US [patent_app_date] => 2005-03-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 10 [patent_no_of_words] => 2022 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/592/07592852.pdf [firstpage_image] =>[orig_patent_app_number] => 11087859 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7185081 [patent_doc_number] => 20050162185 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-07-28 [patent_title] => 'Flip-flop circuit having majority-logic circuit' [patent_app_type] => utility [patent_app_number] => 11/086578 [patent_app_country] => US [patent_app_date] => 2005-03-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7123 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0162/20050162185.pdf [firstpage_image] =>[orig_patent_app_number] => 11086578 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7067473 [patent_doc_number] => 20050242855 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-11-03 [patent_title] => 'Delay locked loop circuit' [patent_app_type] => utility [patent_app_number] => 11/086054 [patent_app_country] => US [patent_app_date] => 2005-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3945 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0242/20050242855.pdf [firstpage_image] =>[orig_patent_app_number] => 11086054 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5646485 [patent_doc_number] => 20060132217 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-22 [patent_title] => 'BIAS generator that automatically adjusts its slew rate' [patent_app_type] => utility [patent_app_number] => 11/080514 [patent_app_country] => US [patent_app_date] => 2005-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1640 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20060132217.pdf [firstpage_image] =>[orig_patent_app_number] => 11080514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 775117 [patent_doc_number] => 07002388 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-21 [patent_title] => 'Nonvolatile flip-flop circuit and method of driving the same' [patent_app_type] => utility [patent_app_number] => 11/080454 [patent_app_country] => US [patent_app_date] => 2005-03-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 11170 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/002/07002388.pdf [firstpage_image] =>[orig_patent_app_number] => 11080454 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5863625 [patent_doc_number] => 20060097755 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-11 [patent_title] => 'Phase comparator and semiconductor device with phase comparator' [patent_app_type] => utility [patent_app_number] => 11/076052 [patent_app_country] => US [patent_app_date] => 2005-03-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 9875 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20060097755.pdf [firstpage_image] =>[orig_patent_app_number] => 11076052 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 454302 [patent_doc_number] => 07248092 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-07-24 [patent_title] => 'Clamp circuit device' [patent_app_type] => utility [patent_app_number] => 11/073564 [patent_app_country] => US [patent_app_date] => 2005-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7836 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 308 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/248/07248092.pdf [firstpage_image] =>[orig_patent_app_number] => 11073564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 889665 [patent_doc_number] => 07348824 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-03-25 [patent_title] => 'Auto-zero circuit' [patent_app_type] => utility [patent_app_number] => 11/074484 [patent_app_country] => US [patent_app_date] => 2005-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5137 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/348/07348824.pdf [firstpage_image] =>[orig_patent_app_number] => 11074484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5724683 [patent_doc_number] => 20060055443 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Multiphase clock generator circuit' [patent_app_type] => utility [patent_app_number] => 11/068917 [patent_app_country] => US [patent_app_date] => 2005-03-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6945 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20060055443.pdf [firstpage_image] =>[orig_patent_app_number] => 11068917 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5703546 [patent_doc_number] => 20060192593 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-31 [patent_title] => 'Method and apparatus for continuous-averaging counter-based digital frequency lock detector' [patent_app_type] => utility [patent_app_number] => 11/068225 [patent_app_country] => US [patent_app_date] => 2005-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1981 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0192/20060192593.pdf [firstpage_image] =>[orig_patent_app_number] => 11068225 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 390782 [patent_doc_number] => 07301378 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-27 [patent_title] => 'Circuit and method for determining optimal power and frequency metrics of an integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/063071 [patent_app_country] => US [patent_app_date] => 2005-02-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 13 [patent_no_of_words] => 8915 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/301/07301378.pdf [firstpage_image] =>[orig_patent_app_number] => 11063071 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5612120 [patent_doc_number] => 20060114046 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-01 [patent_title] => 'Differential clock transmission apparatus, differential clock sending apparatus, differential clock receiving apparatus and differential clock transmission method' [patent_app_type] => utility [patent_app_number] => 11/060806 [patent_app_country] => US [patent_app_date] => 2005-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4527 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0114/20060114046.pdf [firstpage_image] =>[orig_patent_app_number] => 11060806 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7599325 [patent_doc_number] => 07583123 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-09-01 [patent_title] => 'High-speed flip-flop circuit' [patent_app_type] => utility [patent_app_number] => 11/059509 [patent_app_country] => US [patent_app_date] => 2005-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 21 [patent_no_of_words] => 8596 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/583/07583123.pdf [firstpage_image] =>[orig_patent_app_number] => 11059509 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7597115 [patent_doc_number] => 07619463 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-11-17 [patent_title] => 'Power down circuit' [patent_app_type] => utility [patent_app_number] => 11/060018 [patent_app_country] => US [patent_app_date] => 2005-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 1796 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 206 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/619/07619463.pdf [firstpage_image] =>[orig_patent_app_number] => 11060018 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5909839 [patent_doc_number] => 20060125538 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-15 [patent_title] => 'Differential charge pump' [patent_app_type] => utility [patent_app_number] => 11/056068 [patent_app_country] => US [patent_app_date] => 2005-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3944 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20060125538.pdf [firstpage_image] =>[orig_patent_app_number] => 11056068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6910401 [patent_doc_number] => 20050174159 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-11 [patent_title] => 'Apparatus for voltage level shifting' [patent_app_type] => utility [patent_app_number] => 11/055751 [patent_app_country] => US [patent_app_date] => 2005-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2616 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0174/20050174159.pdf [firstpage_image] =>[orig_patent_app_number] => 11055751 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5664692 [patent_doc_number] => 20060170042 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-08-03 [patent_title] => 'Resonant gate drive circuits' [patent_app_type] => utility [patent_app_number] => 11/045055 [patent_app_country] => US [patent_app_date] => 2005-01-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 7787 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0170/20060170042.pdf [firstpage_image] =>[orig_patent_app_number] => 11045055 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5869830 [patent_doc_number] => 20060164143 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-07-27 [patent_title] => 'Method and system for reducing glitch effects within combinational logic' [patent_app_type] => utility [patent_app_number] => 11/041766 [patent_app_country] => US [patent_app_date] => 2005-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4823 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0164/20060164143.pdf [firstpage_image] =>[orig_patent_app_number] => 11041766 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4566619 [patent_doc_number] => 07839203 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-11-23 [patent_title] => 'Adaptive capacitor charge/discharge network' [patent_app_type] => utility [patent_app_number] => 11/042364 [patent_app_country] => US [patent_app_date] => 2005-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3368 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/839/07839203.pdf [firstpage_image] =>[orig_patent_app_number] => 11042364 [rel_patent_id] =>[rel_patent_doc_number] =>)