
Khiem D. Nguyen
Examiner (ID: 3485, Phone: (571)270-3941 , Office: P/2842 )
| Most Active Art Unit | 2823 |
| Art Unit(s) | 2817, 2843, 4146, 2823, 2892, 2842 |
| Total Applications | 2858 |
| Issued Applications | 2312 |
| Pending Applications | 190 |
| Abandoned Applications | 403 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 21013531
[patent_doc_number] => 12750022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-09-29
[patent_title] => Differential amplifier circuit
[patent_app_type] => utility
[patent_app_number] => 18/359116
[patent_app_country] => US
[patent_app_date] => 2023-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 21
[patent_no_of_words] => 2199
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18359116
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/359116 | DIFFERENTIAL AMPLIFIER CIRCUIT | Jul 25, 2023 | Pending |
Array
(
[id] => 18789695
[patent_doc_number] => 20230378408
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => LIGHT EMITTING DEVICE INCLUDING FIRST REFLECTING LAYER AND SECOND REFLECTING LAYER
[patent_app_type] => utility
[patent_app_number] => 18/358657
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11612
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18358657
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/358657 | Light emitting device including first reflecting layer and second reflecting layer | Jul 24, 2023 | Issued |
Array
(
[id] => 18789501
[patent_doc_number] => 20230378175
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => SEMICONDUCTOR DEVICES HAVING FINS AND AN ISOLATION REGION
[patent_app_type] => utility
[patent_app_number] => 18/358594
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18358594
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/358594 | Semiconductor devices having fins and multiple isolation regions | Jul 24, 2023 | Issued |
Array
(
[id] => 18774444
[patent_doc_number] => 20230369275
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => METHOD AND STRUCTURE TO CONTROL THE SOLDER THICKNESS FOR DOUBLE SIDED COOLING POWER MODULE
[patent_app_type] => utility
[patent_app_number] => 18/226119
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4660
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -1
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18226119
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/226119 | Method and structure to control the solder thickness for double sided cooling power module | Jul 24, 2023 | Issued |
Array
(
[id] => 19750149
[patent_doc_number] => 20250038714
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-30
[patent_title] => BIASING CIRCUIT FOR RADIO FREQUENCY AMPLIFIER
[patent_app_type] => utility
[patent_app_number] => 18/358394
[patent_app_country] => US
[patent_app_date] => 2023-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11652
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18358394
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/358394 | BIASING CIRCUIT FOR RADIO FREQUENCY AMPLIFIER | Jul 24, 2023 | Pending |
Array
(
[id] => 18774358
[patent_doc_number] => 20230369189
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => STACKED VIA STRUCTURE DISPOSED ON A CONDUCTIVE PILLAR OF A SEMICONDUCTOR DIE
[patent_app_type] => utility
[patent_app_number] => 18/357987
[patent_app_country] => US
[patent_app_date] => 2023-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15429
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18357987
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/357987 | Stacked via structure disposed on a conductive pillar of a semiconductor die | Jul 23, 2023 | Issued |
Array
(
[id] => 18927873
[patent_doc_number] => 20240030877
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => POWER AMPLIFIER CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/356565
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18356565
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/356565 | POWER AMPLIFIER CIRCUIT | Jul 20, 2023 | Pending |
Array
(
[id] => 20831585
[patent_doc_number] => 12685190
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-07-14
[patent_title] => Semiconductor packages having a coupling member including a vertical wire and a metal portion extending around the vertical wire
[patent_app_type] => utility
[patent_app_number] => 18/356721
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 57
[patent_no_of_words] => 5162
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18356721
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/356721 | Semiconductor packages having a coupling member including a vertical wire and a metal portion extending around the vertical wire | Jul 20, 2023 | Issued |
Array
(
[id] => 19238178
[patent_doc_number] => 20240195373
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => TIA WITH TUNABLE GAIN
[patent_app_type] => utility
[patent_app_number] => 18/356462
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18356462
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/356462 | TIA WITH TUNABLE GAIN | Jul 20, 2023 | Pending |
Array
(
[id] => 19238179
[patent_doc_number] => 20240195374
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => METHOD FOR VARYING AMPLIFIER GAIN
[patent_app_type] => utility
[patent_app_number] => 18/356478
[patent_app_country] => US
[patent_app_date] => 2023-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3998
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18356478
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/356478 | METHOD FOR VARYING AMPLIFIER GAIN | Jul 20, 2023 | Pending |
Array
(
[id] => 20898255
[patent_doc_number] => 12705523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-11
[patent_title] => Qubit readout pump suppression method
[patent_app_type] => utility
[patent_app_number] => 18/224411
[patent_app_country] => US
[patent_app_date] => 2023-07-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 0
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18224411
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/224411 | QUBIT READOUT PUMP SUPPRESSION METHOD | Jul 19, 2023 | Pending |
Array
(
[id] => 18757523
[patent_doc_number] => 20230360986
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => SEMICONDUCTOR STRUCTURE HAVING AN ANTI-ARCING PATTERN DISPOSED ON A PASSIVATION LAYER
[patent_app_type] => utility
[patent_app_number] => 18/352271
[patent_app_country] => US
[patent_app_date] => 2023-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7591
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18352271
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/352271 | Semiconductor structure having an anti-arcing pattern disposed on a passivation layer | Jul 13, 2023 | Issued |
Array
(
[id] => 19237434
[patent_doc_number] => 20240194629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-13
[patent_title] => Semiconductor Device and Method of Making a Semiconductor Package with Graphene for Die Attach
[patent_app_type] => utility
[patent_app_number] => 18/351369
[patent_app_country] => US
[patent_app_date] => 2023-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7030
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18351369
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/351369 | Semiconductor Device and Method of Making a Semiconductor Package with Graphene for Die Attach | Jul 11, 2023 | Issued |
Array
(
[id] => 18743454
[patent_doc_number] => 20230352442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => Process Including a Re-etching Process for Forming a Semiconductor Structure
[patent_app_type] => utility
[patent_app_number] => 18/349696
[patent_app_country] => US
[patent_app_date] => 2023-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7879
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18349696
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/349696 | Semiconductor structure having a conductive feature comprising an adhesion layer and a metal region over and contacting the adhesion layer | Jul 9, 2023 | Issued |
Array
(
[id] => 18744121
[patent_doc_number] => 20230353109
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-02
[patent_title] => OPERATIONAL AMPLIFIER, DRIVE CIRCUIT, INTERFACE CHIP, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/345921
[patent_app_country] => US
[patent_app_date] => 2023-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12097
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18345921
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/345921 | OPERATIONAL AMPLIFIER, DRIVE CIRCUIT, INTERFACE CHIP, AND ELECTRONIC DEVICE | Jun 29, 2023 | Pending |
Array
(
[id] => 18758264
[patent_doc_number] => 20230361735
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-09
[patent_title] => COMMON ADJUSTMENT CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/344482
[patent_app_country] => US
[patent_app_date] => 2023-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8605
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 224
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18344482
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/344482 | Common adjustment circuit | Jun 28, 2023 | Issued |
Array
(
[id] => 19305808
[patent_doc_number] => 20240234388
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/215212
[patent_app_country] => US
[patent_app_date] => 2023-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7524
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18215212
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/215212 | SEMICONDUCTOR PACKAGE | Jun 27, 2023 | Pending |
Array
(
[id] => 19305808
[patent_doc_number] => 20240234388
[patent_country] => US
[patent_kind] => A9
[patent_issue_date] => 2024-07-11
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/215212
[patent_app_country] => US
[patent_app_date] => 2023-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7524
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 286
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18215212
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/215212 | SEMICONDUCTOR PACKAGE | Jun 26, 2023 | Pending |
Array
(
[id] => 19688932
[patent_doc_number] => 20250007477
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => Active Inductor Peaking Buffer with Output Common Mode Control
[patent_app_type] => utility
[patent_app_number] => 18/341989
[patent_app_country] => US
[patent_app_date] => 2023-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4044
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18341989
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/341989 | Active Inductor Peaking Buffer with Output Common Mode Control | Jun 26, 2023 | Pending |
Array
(
[id] => 18991224
[patent_doc_number] => 20240063193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/210958
[patent_app_country] => US
[patent_app_date] => 2023-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19789
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18210958
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/210958 | Semiconductor package | Jun 15, 2023 | Issued |