Array
(
[id] => 5815928
[patent_doc_number] => 20020040291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-04-04
[patent_title] => 'Method of emulating machine tool behavior for programmable logic controller logical verification system'
[patent_app_type] => new
[patent_app_number] => 09/966121
[patent_app_country] => US
[patent_app_date] => 2001-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2984
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0040/20020040291.pdf
[firstpage_image] =>[orig_patent_app_number] => 09966121
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/966121 | Method of emulating machine tool behavior for programmable logic controller logical verification system | Sep 27, 2001 | Issued |
Array
(
[id] => 6293283
[patent_doc_number] => 20020055831
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-09
[patent_title] => 'Using sign extension to compress on-chip data processor trace and timing information for export'
[patent_app_type] => new
[patent_app_number] => 09/943603
[patent_app_country] => US
[patent_app_date] => 2001-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 10900
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0055/20020055831.pdf
[firstpage_image] =>[orig_patent_app_number] => 09943603
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/943603 | Using sign extension to compress on-chip data processor trace and timing information for export | Aug 29, 2001 | Issued |
Array
(
[id] => 442326
[patent_doc_number] => 07260509
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-08-21
[patent_title] => 'Method for estimating changes in product life resulting from HALT using quadratic acceleration model'
[patent_app_type] => utility
[patent_app_number] => 09/900777
[patent_app_country] => US
[patent_app_date] => 2001-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 5843
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/260/07260509.pdf
[firstpage_image] =>[orig_patent_app_number] => 09900777
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/900777 | Method for estimating changes in product life resulting from HALT using quadratic acceleration model | Jul 5, 2001 | Issued |