Kiet Tuan Nguyen
Examiner (ID: 8901)
Most Active Art Unit | 2881 |
Art Unit(s) | 3621, 2878, 2506, 2881 |
Total Applications | 3817 |
Issued Applications | 3374 |
Pending Applications | 195 |
Abandoned Applications | 234 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 17817319
[patent_doc_number] => 11422931
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Method and system for facilitating a physically isolated storage unit for multi-tenancy virtualization
[patent_app_type] => utility
[patent_app_number] => 16/904218
[patent_app_country] => US
[patent_app_date] => 2020-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7767
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16904218
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/904218 | Method and system for facilitating a physically isolated storage unit for multi-tenancy virtualization | Jun 16, 2020 | Issued |
Array
(
[id] => 16333268
[patent_doc_number] => 20200304234
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => CONFIGURING CHANNEL QUALITY INDICATOR FOR COMMUNICATION SERVICE CATEGORIES IN WIRELESS COMMUNICATION SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 16/893509
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11857
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16893509
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/893509 | Configuring channel quality indicator for communication service categories in wireless communication systems | Jun 4, 2020 | Issued |
Array
(
[id] => 17788843
[patent_doc_number] => 11411989
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-09
[patent_title] => Transmitting surreptitious data on an existing communication channel
[patent_app_type] => utility
[patent_app_number] => 16/888300
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16888300
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/888300 | Transmitting surreptitious data on an existing communication channel | May 28, 2020 | Issued |
Array
(
[id] => 17090969
[patent_doc_number] => 11119153
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-09-14
[patent_title] => Isolation enable test coverage for multiple power domains
[patent_app_type] => utility
[patent_app_number] => 16/888059
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12965
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16888059
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/888059 | Isolation enable test coverage for multiple power domains | May 28, 2020 | Issued |
Array
(
[id] => 16273156
[patent_doc_number] => 20200274644
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-27
[patent_title] => GENERATION OF POLAR CODES WITH A VARIABLE BLOCK LENGTH UTILIZING PUNCTURING
[patent_app_type] => utility
[patent_app_number] => 16/874264
[patent_app_country] => US
[patent_app_date] => 2020-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13015
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -32
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16874264
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/874264 | Generation of polar codes with a variable block length utilizing puncturing | May 13, 2020 | Issued |
Array
(
[id] => 16256536
[patent_doc_number] => 20200265911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-08-20
[patent_title] => MEMORY SYSTEM AND OPERATING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/865638
[patent_app_country] => US
[patent_app_date] => 2020-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16306
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16865638
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/865638 | Memory system and operating method of the same | May 3, 2020 | Issued |
Array
(
[id] => 16950273
[patent_doc_number] => 20210208965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-08
[patent_title] => SEMICONDUCTOR MEMORY DEVICES AND METHODS OF OPERATING SEMICONDUCTOR MEMORY DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/860241
[patent_app_country] => US
[patent_app_date] => 2020-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11172
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16860241
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/860241 | Semiconductor memory devices and methods of operating semiconductor memory devices | Apr 27, 2020 | Issued |
Array
(
[id] => 16400199
[patent_doc_number] => 20200341057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => Low Pin Count Reversible Scan Architecture
[patent_app_type] => utility
[patent_app_number] => 16/856094
[patent_app_country] => US
[patent_app_date] => 2020-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6702
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16856094
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/856094 | Low pin count reversible scan architecture | Apr 22, 2020 | Issued |
Array
(
[id] => 17999616
[patent_doc_number] => 11500723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-11-15
[patent_title] => Using parity data for concurrent data authentication, correction, compression, and encryption
[patent_app_type] => utility
[patent_app_number] => 16/855901
[patent_app_country] => US
[patent_app_date] => 2020-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 29753
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16855901
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/855901 | Using parity data for concurrent data authentication, correction, compression, and encryption | Apr 21, 2020 | Issued |
Array
(
[id] => 16317046
[patent_doc_number] => 20200295784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => ACCELERATED ERASURE CODING SYSTEM AND METHOD
[patent_app_type] => utility
[patent_app_number] => 16/855910
[patent_app_country] => US
[patent_app_date] => 2020-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16855910
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/855910 | Accelerated erasure coding system and method | Apr 21, 2020 | Issued |
Array
(
[id] => 16208994
[patent_doc_number] => 20200241984
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => MEMORY SYSTEM AND DATA PROCESSING SYSTEM INCLUDING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/851660
[patent_app_country] => US
[patent_app_date] => 2020-04-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22333
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16851660
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/851660 | Memory system and data processing system including the same | Apr 16, 2020 | Issued |
Array
(
[id] => 17048728
[patent_doc_number] => 11101926
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Method and apparatus for channel encoding and decoding in communication or broadcasting system
[patent_app_type] => utility
[patent_app_number] => 16/845726
[patent_app_country] => US
[patent_app_date] => 2020-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 62
[patent_figures_cnt] => 62
[patent_no_of_words] => 21266
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 715
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16845726
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/845726 | Method and apparatus for channel encoding and decoding in communication or broadcasting system | Apr 9, 2020 | Issued |
Array
(
[id] => 18395659
[patent_doc_number] => 20230163880
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-05-25
[patent_title] => METHODS, DEVICES, AND MEDIUM FOR COMMUNICATION
[patent_app_type] => utility
[patent_app_number] => 17/916687
[patent_app_country] => US
[patent_app_date] => 2020-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17916687
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/916687 | Methods, devices, and medium for communication | Apr 3, 2020 | Issued |
Array
(
[id] => 17437079
[patent_doc_number] => 11262404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Semiconductor integrated circuit
[patent_app_type] => utility
[patent_app_number] => 16/831509
[patent_app_country] => US
[patent_app_date] => 2020-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 15791
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16831509
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/831509 | Semiconductor integrated circuit | Mar 25, 2020 | Issued |
Array
(
[id] => 16879892
[patent_doc_number] => 11030041
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-08
[patent_title] => Decoding method, associated flash memory controller and electronic device
[patent_app_type] => utility
[patent_app_number] => 16/828893
[patent_app_country] => US
[patent_app_date] => 2020-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4338
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16828893
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/828893 | Decoding method, associated flash memory controller and electronic device | Mar 23, 2020 | Issued |
Array
(
[id] => 16944801
[patent_doc_number] => 11057060
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-07-06
[patent_title] => Method and apparatus for matrix flipping error correction
[patent_app_type] => utility
[patent_app_number] => 16/827192
[patent_app_country] => US
[patent_app_date] => 2020-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 5320
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16827192
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/827192 | Method and apparatus for matrix flipping error correction | Mar 22, 2020 | Issued |
Array
(
[id] => 16119267
[patent_doc_number] => 20200211656
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => OPERATION METHOD OF NONVOLATILE MEMORY DEVICE AND STORAGE DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/817043
[patent_app_country] => US
[patent_app_date] => 2020-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18497
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16817043
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/817043 | OPERATION METHOD OF NONVOLATILE MEMORY DEVICE AND STORAGE DEVICE | Mar 11, 2020 | Abandoned |
Array
(
[id] => 18103569
[patent_doc_number] => 11543451
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-03
[patent_title] => Real-time clock module, electronic device and vehicle
[patent_app_type] => utility
[patent_app_number] => 16/800025
[patent_app_country] => US
[patent_app_date] => 2020-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 15
[patent_no_of_words] => 12192
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16800025
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/800025 | Real-time clock module, electronic device and vehicle | Feb 24, 2020 | Issued |
Array
(
[id] => 17437078
[patent_doc_number] => 11262403
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-03-01
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/797454
[patent_app_country] => US
[patent_app_date] => 2020-02-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 5490
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16797454
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/797454 | Semiconductor device | Feb 20, 2020 | Issued |
Array
(
[id] => 17038284
[patent_doc_number] => 20210255243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => DETERMINING A VOLTAGE AND/OR FREQUENCY FOR A PERFORMANCE MODE
[patent_app_type] => utility
[patent_app_number] => 16/794105
[patent_app_country] => US
[patent_app_date] => 2020-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12883
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16794105
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/794105 | Determining a voltage and/or frequency for a performance mode | Feb 17, 2020 | Issued |