Kin Chan Chen

Array ( [id] => 1220576 [patent_doc_number] => 06703312 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-03-09 [patent_title] => 'Method of forming active devices of different gatelengths using lithographic printed gate images of same length' [patent_app_type] => B2 [patent_app_number] => 10/151074 [patent_app_country] => US [patent_app_date] => 2002-05-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2020 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/703/06703312.pdf [firstpage_image] =>[orig_patent_app_number] => 10151074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6435350 [patent_doc_number] => 20020127859 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-12 [patent_title] => 'Compositions and methods for the selective etching of polysilicon for wafer reclamation' [patent_app_type] => new [patent_app_number] => 10/139950 [patent_app_country] => US [patent_app_date] => 2002-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 6537 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20020127859.pdf [firstpage_image] =>[orig_patent_app_number] => 10139950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5859369 [patent_doc_number] => 20020123229 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-05 [patent_title] => 'Plasma processing method' [patent_app_type] => new [patent_app_number] => 10/135516 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 10259 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0123/20020123229.pdf [firstpage_image] =>[orig_patent_app_number] => 10135516 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6939315 [patent_doc_number] => 20050112878 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-05-26 [patent_title] => 'Method for dry etching a semiconductor wafer' [patent_app_type] => utility [patent_app_number] => 10/506478 [patent_app_country] => US [patent_app_date] => 2002-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2502 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0112/20050112878.pdf [firstpage_image] =>[orig_patent_app_number] => 10506478 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6176878 [patent_doc_number] => 20020155724 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-24 [patent_title] => 'Dry etching method and apparatus' [patent_app_type] => new [patent_app_number] => 10/124247 [patent_app_country] => US [patent_app_date] => 2002-04-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5198 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 51 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0155/20020155724.pdf [firstpage_image] =>[orig_patent_app_number] => 10124247 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6874580 [patent_doc_number] => 20030194877 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-16 [patent_title] => 'Integrated etch, rinse and dry, and anneal method and system' [patent_app_type] => new [patent_app_number] => 10/124437 [patent_app_country] => US [patent_app_date] => 2002-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3954 [patent_no_of_claims] => 52 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20030194877.pdf [firstpage_image] =>[orig_patent_app_number] => 10124437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6874575 [patent_doc_number] => 20030194872 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-16 [patent_title] => 'Copper interconnect with sidewall copper-copper contact between metal and via' [patent_app_type] => new [patent_app_number] => 10/124588 [patent_app_country] => US [patent_app_date] => 2002-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4862 [patent_no_of_claims] => 64 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20030194872.pdf [firstpage_image] =>[orig_patent_app_number] => 10124588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 938436 [patent_doc_number] => 06972265 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-12-06 [patent_title] => 'Metal etch process selective to metallic insulating materials' [patent_app_type] => utility [patent_app_number] => 10/122737 [patent_app_country] => US [patent_app_date] => 2002-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 20 [patent_no_of_words] => 12313 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/972/06972265.pdf [firstpage_image] =>[orig_patent_app_number] => 10122737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6874574 [patent_doc_number] => 20030194871 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-16 [patent_title] => 'Method of stress and damage elimination during formation of isolation device' [patent_app_type] => new [patent_app_number] => 10/121691 [patent_app_country] => US [patent_app_date] => 2002-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 1536 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20030194871.pdf [firstpage_image] =>[orig_patent_app_number] => 10121691 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6874573 [patent_doc_number] => 20030194870 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-16 [patent_title] => 'Method for forming sidewall oxide layer of shallow trench isolation with reduced stress and encroachment' [patent_app_type] => new [patent_app_number] => 10/121513 [patent_app_country] => US [patent_app_date] => 2002-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1565 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20030194870.pdf [firstpage_image] =>[orig_patent_app_number] => 10121513 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1089203 [patent_doc_number] => 06828239 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-07 [patent_title] => 'Method of forming a high aspect ratio shallow trench isolation' [patent_app_type] => B2 [patent_app_number] => 10/121504 [patent_app_country] => US [patent_app_date] => 2002-04-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 1570 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/828/06828239.pdf [firstpage_image] =>[orig_patent_app_number] => 10121504 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6469860 [patent_doc_number] => 20020151177 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-17 [patent_title] => 'Method of reducing in-trench smearing during polishing' [patent_app_type] => new [patent_app_number] => 10/119862 [patent_app_country] => US [patent_app_date] => 2002-04-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 4414 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0151/20020151177.pdf [firstpage_image] =>[orig_patent_app_number] => 10119862 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1034486 [patent_doc_number] => 06875695 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-04-05 [patent_title] => 'System and method for analog replication of microdevices having a desired surface contour' [patent_app_type] => utility [patent_app_number] => 10/115992 [patent_app_country] => US [patent_app_date] => 2002-04-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3908 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/875/06875695.pdf [firstpage_image] =>[orig_patent_app_number] => 10115992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1134533 [patent_doc_number] => 06784112 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-31 [patent_title] => 'Method for surface treatment of silicon based substrate' [patent_app_type] => B2 [patent_app_number] => 10/114320 [patent_app_country] => US [patent_app_date] => 2002-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 3055 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/784/06784112.pdf [firstpage_image] =>[orig_patent_app_number] => 10114320 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6865287 [patent_doc_number] => 20030190813 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-09 [patent_title] => 'Method for forming barrier layer' [patent_app_type] => new [patent_app_number] => 10/115740 [patent_app_country] => US [patent_app_date] => 2002-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 2965 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0190/20030190813.pdf [firstpage_image] =>[orig_patent_app_number] => 10115740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6733115 [patent_doc_number] => 20030010750 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-16 [patent_title] => 'Method for determining the endpoint of etch process steps' [patent_app_type] => new [patent_app_number] => 10/113344 [patent_app_country] => US [patent_app_date] => 2002-04-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1758 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 183 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0010/20030010750.pdf [firstpage_image] =>[orig_patent_app_number] => 10113344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6531210 [patent_doc_number] => 20020192972 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Plasma processing' [patent_app_type] => new [patent_app_number] => 10/107435 [patent_app_country] => US [patent_app_date] => 2002-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3288 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0192/20020192972.pdf [firstpage_image] =>[orig_patent_app_number] => 10107435 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6718391 [patent_doc_number] => 20030052078 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-03-20 [patent_title] => 'Production process of electronic component using wet etching, electronic component, and suspension for hard disk' [patent_app_type] => new [patent_app_number] => 10/107801 [patent_app_country] => US [patent_app_date] => 2002-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 15640 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 17 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20030052078.pdf [firstpage_image] =>[orig_patent_app_number] => 10107801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 999548 [patent_doc_number] => 06911398 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-06-28 [patent_title] => 'Method of sequentially processing a plurality of lots each including semiconductor substrates' [patent_app_type] => utility [patent_app_number] => 10/107434 [patent_app_country] => US [patent_app_date] => 2002-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3890 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/911/06911398.pdf [firstpage_image] =>[orig_patent_app_number] => 10107434 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5906976 [patent_doc_number] => 20020142608 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-03 [patent_title] => 'Method of etching a substrate' [patent_app_type] => new [patent_app_number] => 10/106823 [patent_app_country] => US [patent_app_date] => 2002-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1702 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 16 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0142/20020142608.pdf [firstpage_image] =>[orig_patent_app_number] => 10106823 [rel_patent_id] =>[rel_patent_doc_number] =>)