
Kin Chan Chen
Examiner (ID: 3806)
| Most Active Art Unit | 1765 |
| Art Unit(s) | 1765, 1792 |
| Total Applications | 758 |
| Issued Applications | 583 |
| Pending Applications | 32 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6447657
[patent_doc_number] => 20020177322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-11-28
[patent_title] => 'Method of plasma etching of silicon carbide'
[patent_app_type] => new
[patent_app_number] => 09/820726
[patent_app_country] => US
[patent_app_date] => 2001-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5159
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0177/20020177322.pdf
[firstpage_image] =>[orig_patent_app_number] => 09820726
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/820726 | Method of plasma etching of silicon carbide | Mar 29, 2001 | Issued |
Array
(
[id] => 5906980
[patent_doc_number] => 20020142610
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-03
[patent_title] => 'Plasma etching of dielectric layer with selectivity to stop layer'
[patent_app_type] => new
[patent_app_number] => 09/820692
[patent_app_country] => US
[patent_app_date] => 2001-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5989
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20020142610.pdf
[firstpage_image] =>[orig_patent_app_number] => 09820692
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/820692 | Plasma etching of dielectric layer with selectivity to stop layer | Mar 29, 2001 | Abandoned |
Array
(
[id] => 1239773
[patent_doc_number] => 06686294
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-02-03
[patent_title] => 'Method and apparatus for etching silicon nitride film and manufacturing method of semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/816403
[patent_app_country] => US
[patent_app_date] => 2001-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 18
[patent_no_of_words] => 10313
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 177
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/686/06686294.pdf
[firstpage_image] =>[orig_patent_app_number] => 09816403
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/816403 | Method and apparatus for etching silicon nitride film and manufacturing method of semiconductor device | Mar 25, 2001 | Issued |
Array
(
[id] => 6540203
[patent_doc_number] => 20020137341
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-26
[patent_title] => 'Method for manufacturing dual-spacer structure'
[patent_app_type] => new
[patent_app_number] => 09/815862
[patent_app_country] => US
[patent_app_date] => 2001-03-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1561
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0137/20020137341.pdf
[firstpage_image] =>[orig_patent_app_number] => 09815862
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/815862 | Method for manufacturing dual-spacer structure | Mar 22, 2001 | Issued |
Array
(
[id] => 6897242
[patent_doc_number] => 20010045407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-29
[patent_title] => 'Circuit board and a method for making the same'
[patent_app_type] => new
[patent_app_number] => 09/815364
[patent_app_country] => US
[patent_app_date] => 2001-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3342
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20010045407.pdf
[firstpage_image] =>[orig_patent_app_number] => 09815364
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/815364 | Circuit board and a method for making the same | Mar 21, 2001 | Issued |
Array
(
[id] => 1281225
[patent_doc_number] => 06642152
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-04
[patent_title] => 'Method for ultra thin resist linewidth reduction using implantation'
[patent_app_type] => B1
[patent_app_number] => 09/812206
[patent_app_country] => US
[patent_app_date] => 2001-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 31
[patent_no_of_words] => 5653
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/642/06642152.pdf
[firstpage_image] =>[orig_patent_app_number] => 09812206
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/812206 | Method for ultra thin resist linewidth reduction using implantation | Mar 18, 2001 | Issued |
Array
(
[id] => 1570317
[patent_doc_number] => 06498102
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-24
[patent_title] => 'Method for planarizing a semiconductor device using ceria-based slurry'
[patent_app_type] => B2
[patent_app_number] => 09/803741
[patent_app_country] => US
[patent_app_date] => 2001-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 2797
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/498/06498102.pdf
[firstpage_image] =>[orig_patent_app_number] => 09803741
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/803741 | Method for planarizing a semiconductor device using ceria-based slurry | Mar 11, 2001 | Issued |
Array
(
[id] => 1602650
[patent_doc_number] => 06432829
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-08-13
[patent_title] => 'Process for making planarized silicon fin device'
[patent_app_type] => B1
[patent_app_number] => 09/801473
[patent_app_country] => US
[patent_app_date] => 2001-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 28
[patent_no_of_words] => 5128
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/432/06432829.pdf
[firstpage_image] =>[orig_patent_app_number] => 09801473
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/801473 | Process for making planarized silicon fin device | Mar 7, 2001 | Issued |
Array
(
[id] => 6898615
[patent_doc_number] => 20010046780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-11-29
[patent_title] => 'Method for etching organic film, method for fabricating semiconductor device and pattern formation method'
[patent_app_type] => new
[patent_app_number] => 09/798913
[patent_app_country] => US
[patent_app_date] => 2001-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 9749
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0046/20010046780.pdf
[firstpage_image] =>[orig_patent_app_number] => 09798913
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/798913 | Method for etching organic film, method for fabricating semiconductor device and pattern formation method | Mar 5, 2001 | Issued |
Array
(
[id] => 6379273
[patent_doc_number] => 20020119672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-29
[patent_title] => 'Post-etching cleaning process in dual damascene structure manufacturing'
[patent_app_type] => new
[patent_app_number] => 09/795754
[patent_app_country] => US
[patent_app_date] => 2001-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2427
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20020119672.pdf
[firstpage_image] =>[orig_patent_app_number] => 09795754
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/795754 | Post-etching cleaning process in dual damascene structure manufacturing | Feb 27, 2001 | Abandoned |
Array
(
[id] => 1503717
[patent_doc_number] => 06465361
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-15
[patent_title] => 'Method for preventing damage of low-k dielectrics during patterning'
[patent_app_type] => B1
[patent_app_number] => 09/785444
[patent_app_country] => US
[patent_app_date] => 2001-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 5368
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/465/06465361.pdf
[firstpage_image] =>[orig_patent_app_number] => 09785444
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/785444 | Method for preventing damage of low-k dielectrics during patterning | Feb 19, 2001 | Issued |
Array
(
[id] => 6892109
[patent_doc_number] => 20010018271
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-30
[patent_title] => 'Method for manufacturing a semiconductor wafer'
[patent_app_type] => new
[patent_app_number] => 09/785425
[patent_app_country] => US
[patent_app_date] => 2001-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 6041
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0018/20010018271.pdf
[firstpage_image] =>[orig_patent_app_number] => 09785425
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/785425 | Method for manufacturing a semiconductor wafer | Feb 19, 2001 | Issued |
Array
(
[id] => 1424601
[patent_doc_number] => 06503836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-01-07
[patent_title] => 'Method and apparatus for manufacturing semiconductor device'
[patent_app_type] => B2
[patent_app_number] => 09/782281
[patent_app_country] => US
[patent_app_date] => 2001-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 5541
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/503/06503836.pdf
[firstpage_image] =>[orig_patent_app_number] => 09782281
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/782281 | Method and apparatus for manufacturing semiconductor device | Feb 13, 2001 | Issued |
Array
(
[id] => 1570329
[patent_doc_number] => 06498108
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-24
[patent_title] => 'Method for removing surface contamination on semiconductor substrates'
[patent_app_type] => B2
[patent_app_number] => 09/782343
[patent_app_country] => US
[patent_app_date] => 2001-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4101
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/498/06498108.pdf
[firstpage_image] =>[orig_patent_app_number] => 09782343
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/782343 | Method for removing surface contamination on semiconductor substrates | Feb 11, 2001 | Issued |
Array
(
[id] => 6548535
[patent_doc_number] => 20020111036
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-15
[patent_title] => 'Unique process chemistry for etching organic low-k materials'
[patent_app_type] => new
[patent_app_number] => 09/782185
[patent_app_country] => US
[patent_app_date] => 2001-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5965
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0111/20020111036.pdf
[firstpage_image] =>[orig_patent_app_number] => 09782185
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/782185 | Unique process chemistry for etching organic low-k materials | Feb 11, 2001 | Issued |
Array
(
[id] => 6887811
[patent_doc_number] => 20010008805
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-19
[patent_title] => 'Process for producing semiconductor device'
[patent_app_type] => new-utility
[patent_app_number] => 09/778943
[patent_app_country] => US
[patent_app_date] => 2001-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6028
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20010008805.pdf
[firstpage_image] =>[orig_patent_app_number] => 09778943
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/778943 | Process for producing semiconductor device | Feb 7, 2001 | Issued |
Array
(
[id] => 1516044
[patent_doc_number] => 06500350
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-31
[patent_title] => 'Formation of thin film resistors'
[patent_app_type] => B1
[patent_app_number] => 09/779990
[patent_app_country] => US
[patent_app_date] => 2001-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 23754
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/500/06500350.pdf
[firstpage_image] =>[orig_patent_app_number] => 09779990
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/779990 | Formation of thin film resistors | Feb 7, 2001 | Issued |
Array
(
[id] => 6887812
[patent_doc_number] => 20010008806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-19
[patent_title] => 'Process for producing a semiconductor device'
[patent_app_type] => new-utility
[patent_app_number] => 09/778930
[patent_app_country] => US
[patent_app_date] => 2001-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6028
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20010008806.pdf
[firstpage_image] =>[orig_patent_app_number] => 09778930
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/778930 | Process for producing a semiconductor device | Feb 7, 2001 | Issued |
Array
(
[id] => 1415772
[patent_doc_number] => 06511917
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-01-28
[patent_title] => 'Plasma treatment apparatus and method'
[patent_app_type] => B2
[patent_app_number] => 09/769763
[patent_app_country] => US
[patent_app_date] => 2001-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3411
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/511/06511917.pdf
[firstpage_image] =>[orig_patent_app_number] => 09769763
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/769763 | Plasma treatment apparatus and method | Jan 25, 2001 | Issued |
Array
(
[id] => 6414572
[patent_doc_number] => 20020125460
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-12
[patent_title] => 'Compositions for chemical mechanical planarization of tungsten'
[patent_app_type] => new
[patent_app_number] => 09/757559
[patent_app_country] => US
[patent_app_date] => 2001-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3225
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0125/20020125460.pdf
[firstpage_image] =>[orig_patent_app_number] => 09757559
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/757559 | Compositions for chemical mechanical planarization of tungsten | Jan 8, 2001 | Abandoned |