
Kin Chan Chen
Examiner (ID: 4953)
| Most Active Art Unit | 1765 |
| Art Unit(s) | 1792, 1765 |
| Total Applications | 758 |
| Issued Applications | 583 |
| Pending Applications | 32 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4354654
[patent_doc_number] => 06218308
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-04-17
[patent_title] => 'Method of manufacturing a contact for a capacitor of high density DRAMs'
[patent_app_type] => 1
[patent_app_number] => 9/314018
[patent_app_country] => US
[patent_app_date] => 1999-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3571
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/218/06218308.pdf
[firstpage_image] =>[orig_patent_app_number] => 314018
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/314018 | Method of manufacturing a contact for a capacitor of high density DRAMs | May 18, 1999 | Issued |
Array
(
[id] => 4250754
[patent_doc_number] => 06207573
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-27
[patent_title] => 'Differential trench open process'
[patent_app_type] => 1
[patent_app_number] => 9/314358
[patent_app_country] => US
[patent_app_date] => 1999-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3469
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/207/06207573.pdf
[firstpage_image] =>[orig_patent_app_number] => 314358
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/314358 | Differential trench open process | May 18, 1999 | Issued |
Array
(
[id] => 4183072
[patent_doc_number] => 06150281
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-11-21
[patent_title] => 'Method for manufacturing contact hole using an etching barrier layer pattern'
[patent_app_type] => 1
[patent_app_number] => 9/313452
[patent_app_country] => US
[patent_app_date] => 1999-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 23
[patent_no_of_words] => 4112
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/150/06150281.pdf
[firstpage_image] =>[orig_patent_app_number] => 313452
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/313452 | Method for manufacturing contact hole using an etching barrier layer pattern | May 17, 1999 | Issued |
Array
(
[id] => 4417592
[patent_doc_number] => 06194318
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-27
[patent_title] => 'Manufacturing multiple layered structures of large scale integrated semiconductor devices'
[patent_app_type] => 1
[patent_app_number] => 9/309252
[patent_app_country] => US
[patent_app_date] => 1999-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 8
[patent_no_of_words] => 4288
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/194/06194318.pdf
[firstpage_image] =>[orig_patent_app_number] => 309252
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/309252 | Manufacturing multiple layered structures of large scale integrated semiconductor devices | May 9, 1999 | Issued |
Array
(
[id] => 4087729
[patent_doc_number] => 06133151
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-17
[patent_title] => 'HDP-CVD method for spacer formation'
[patent_app_type] => 1
[patent_app_number] => 9/307760
[patent_app_country] => US
[patent_app_date] => 1999-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 2560
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/133/06133151.pdf
[firstpage_image] =>[orig_patent_app_number] => 307760
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/307760 | HDP-CVD method for spacer formation | May 9, 1999 | Issued |
Array
(
[id] => 1165696
[patent_doc_number] => 06756316
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-29
[patent_title] => 'Semiconductor pressure transducer structures and methods for making the same'
[patent_app_type] => B1
[patent_app_number] => 09/304798
[patent_app_country] => US
[patent_app_date] => 1999-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3695
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/756/06756316.pdf
[firstpage_image] =>[orig_patent_app_number] => 09304798
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/304798 | Semiconductor pressure transducer structures and methods for making the same | May 3, 1999 | Issued |
Array
(
[id] => 4134817
[patent_doc_number] => 06030425
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-29
[patent_title] => 'Catalytic acceleration and electrical bias control of CMP processing'
[patent_app_type] => 1
[patent_app_number] => 9/300823
[patent_app_country] => US
[patent_app_date] => 1999-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1583
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/030/06030425.pdf
[firstpage_image] =>[orig_patent_app_number] => 300823
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/300823 | Catalytic acceleration and electrical bias control of CMP processing | Apr 26, 1999 | Issued |
Array
(
[id] => 4102477
[patent_doc_number] => 06100199
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-08
[patent_title] => 'Embedded thermal conductors for semiconductor chips'
[patent_app_type] => 1
[patent_app_number] => 9/296846
[patent_app_country] => US
[patent_app_date] => 1999-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4314
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/100/06100199.pdf
[firstpage_image] =>[orig_patent_app_number] => 296846
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/296846 | Embedded thermal conductors for semiconductor chips | Apr 21, 1999 | Issued |
Array
(
[id] => 4358208
[patent_doc_number] => 06191041
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-20
[patent_title] => 'Method of fabricating semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 9/293437
[patent_app_country] => US
[patent_app_date] => 1999-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 2823
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/191/06191041.pdf
[firstpage_image] =>[orig_patent_app_number] => 293437
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/293437 | Method of fabricating semiconductor device | Apr 15, 1999 | Issued |
Array
(
[id] => 4276082
[patent_doc_number] => 06281127
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-28
[patent_title] => 'Self-passivation procedure for a copper damascene structure'
[patent_app_type] => 1
[patent_app_number] => 9/292364
[patent_app_country] => US
[patent_app_date] => 1999-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2642
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/281/06281127.pdf
[firstpage_image] =>[orig_patent_app_number] => 292364
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/292364 | Self-passivation procedure for a copper damascene structure | Apr 14, 1999 | Issued |
Array
(
[id] => 4417646
[patent_doc_number] => 06194324
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-27
[patent_title] => 'Method for in-situ removing photoresist material'
[patent_app_type] => 1
[patent_app_number] => 9/292292
[patent_app_country] => US
[patent_app_date] => 1999-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1625
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/194/06194324.pdf
[firstpage_image] =>[orig_patent_app_number] => 292292
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/292292 | Method for in-situ removing photoresist material | Apr 14, 1999 | Issued |
Array
(
[id] => 4259346
[patent_doc_number] => 06204193
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-03-20
[patent_title] => 'Method for etching'
[patent_app_type] => 1
[patent_app_number] => 9/291017
[patent_app_country] => US
[patent_app_date] => 1999-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 5953
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/204/06204193.pdf
[firstpage_image] =>[orig_patent_app_number] => 291017
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/291017 | Method for etching | Apr 13, 1999 | Issued |
Array
(
[id] => 4358137
[patent_doc_number] => 06191036
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-02-20
[patent_title] => 'Use of photoresist focus exposure matrix array as via etch monitor'
[patent_app_type] => 1
[patent_app_number] => 9/290354
[patent_app_country] => US
[patent_app_date] => 1999-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3519
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/191/06191036.pdf
[firstpage_image] =>[orig_patent_app_number] => 290354
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/290354 | Use of photoresist focus exposure matrix array as via etch monitor | Apr 11, 1999 | Issued |
Array
(
[id] => 4306864
[patent_doc_number] => 06241954
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-06-05
[patent_title] => 'Crystallization method and installation'
[patent_app_type] => 1
[patent_app_number] => 9/287039
[patent_app_country] => US
[patent_app_date] => 1999-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1930
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/241/06241954.pdf
[firstpage_image] =>[orig_patent_app_number] => 287039
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/287039 | Crystallization method and installation | Apr 5, 1999 | Issued |
Array
(
[id] => 7631355
[patent_doc_number] => 06635577
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-10-21
[patent_title] => 'Method for reducing topography dependent charging effects in a plasma enhanced semiconductor wafer processing system'
[patent_app_type] => B1
[patent_app_number] => 09/280462
[patent_app_country] => US
[patent_app_date] => 1999-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2173
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 12
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/635/06635577.pdf
[firstpage_image] =>[orig_patent_app_number] => 09280462
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/280462 | Method for reducing topography dependent charging effects in a plasma enhanced semiconductor wafer processing system | Mar 29, 1999 | Issued |
Array
(
[id] => 4183322
[patent_doc_number] => 06159820
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-12
[patent_title] => 'Method for fabricating a DRAM cell capacitor'
[patent_app_type] => 1
[patent_app_number] => 9/281023
[patent_app_country] => US
[patent_app_date] => 1999-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 2287
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/159/06159820.pdf
[firstpage_image] =>[orig_patent_app_number] => 281023
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/281023 | Method for fabricating a DRAM cell capacitor | Mar 29, 1999 | Issued |
Array
(
[id] => 4156505
[patent_doc_number] => 06156662
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-12-05
[patent_title] => 'Fabrication process of a liquid crystal display device with improved yield'
[patent_app_type] => 1
[patent_app_number] => 9/281128
[patent_app_country] => US
[patent_app_date] => 1999-03-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 34
[patent_no_of_words] => 7975
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/156/06156662.pdf
[firstpage_image] =>[orig_patent_app_number] => 281128
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/281128 | Fabrication process of a liquid crystal display device with improved yield | Mar 28, 1999 | Issued |
Array
(
[id] => 4351323
[patent_doc_number] => 06291361
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-18
[patent_title] => 'Method and apparatus for high-resolution in-situ plasma etching of inorganic and metal films'
[patent_app_type] => 1
[patent_app_number] => 9/275628
[patent_app_country] => US
[patent_app_date] => 1999-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5646
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/291/06291361.pdf
[firstpage_image] =>[orig_patent_app_number] => 275628
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/275628 | Method and apparatus for high-resolution in-situ plasma etching of inorganic and metal films | Mar 23, 1999 | Issued |
Array
(
[id] => 7093256
[patent_doc_number] => 20010034134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-10-25
[patent_title] => 'CMP UNIFORMITY'
[patent_app_type] => new
[patent_app_number] => 09/271684
[patent_app_country] => US
[patent_app_date] => 1999-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3178
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 34
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0034/20010034134.pdf
[firstpage_image] =>[orig_patent_app_number] => 09271684
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/271684 | CMP uniformity | Mar 17, 1999 | Issued |
Array
(
[id] => 4155830
[patent_doc_number] => 06114253
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-05
[patent_title] => 'Via patterning for poly(arylene ether) used as an inter-metal dielectric'
[patent_app_type] => 1
[patent_app_number] => 9/268542
[patent_app_country] => US
[patent_app_date] => 1999-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3225
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/114/06114253.pdf
[firstpage_image] =>[orig_patent_app_number] => 268542
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/268542 | Via patterning for poly(arylene ether) used as an inter-metal dielectric | Mar 14, 1999 | Issued |