Koosha Sharifi-tafreshi
Examiner (ID: 1458, Phone: (571)270-5897 , Office: P/2623 )
Most Active Art Unit | 2623 |
Art Unit(s) | 2623, 2629, 2695 |
Total Applications | 1151 |
Issued Applications | 889 |
Pending Applications | 55 |
Abandoned Applications | 207 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 9300210
[patent_doc_number] => 08648441
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Semiconductor device and method of manufacturing semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/106590
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 76
[patent_figures_cnt] => 76
[patent_no_of_words] => 21662
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106590
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106590 | Semiconductor device and method of manufacturing semiconductor device | May 11, 2011 | Issued |
Array
(
[id] => 5936980
[patent_doc_number] => 20110212603
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-01
[patent_title] => 'METHODS FOR IMPROVING THE QUALITY OF STRUCTURES COMPRISING SEMICONDUCTOR MATERIALS'
[patent_app_type] => utility
[patent_app_number] => 13/106647
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 15954
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0212/20110212603.pdf
[firstpage_image] =>[orig_patent_app_number] => 13106647
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106647 | Methods for improving the quality of structures comprising semiconductor materials | May 11, 2011 | Issued |
Array
(
[id] => 8486985
[patent_doc_number] => 20120286392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'SUPPRESSION OF DIFFUSION IN EPITAXIAL BURIED PLATE FOR DEEP TRENCHES'
[patent_app_type] => utility
[patent_app_number] => 13/106349
[patent_app_country] => US
[patent_app_date] => 2011-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8297
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13106349
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/106349 | Suppression of diffusion in epitaxial buried plate for deep trenches | May 11, 2011 | Issued |
Array
(
[id] => 8760667
[patent_doc_number] => 08421189
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-16
[patent_title] => 'Apparatus for electrostatic discharge protection'
[patent_app_type] => utility
[patent_app_number] => 13/105622
[patent_app_country] => US
[patent_app_date] => 2011-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 29
[patent_no_of_words] => 13244
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 245
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13105622
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/105622 | Apparatus for electrostatic discharge protection | May 10, 2011 | Issued |
Array
(
[id] => 7762760
[patent_doc_number] => 20120032297
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-09
[patent_title] => 'Electronic Device and Method for Fabricating the Same, Spiral Inductor Device and Method for Fabricating the Same'
[patent_app_type] => utility
[patent_app_number] => 13/105107
[patent_app_country] => US
[patent_app_date] => 2011-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3203
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20120032297.pdf
[firstpage_image] =>[orig_patent_app_number] => 13105107
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/105107 | Electronic Device and Method for Fabricating the Same, Spiral Inductor Device and Method for Fabricating the Same | May 10, 2011 | Abandoned |
Array
(
[id] => 8480951
[patent_doc_number] => 20120280358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-08
[patent_title] => 'INTEGRATED CIRCUITS INCLUDING METAL-INSULATOR-METAL CAPACITORS AND METHODS OF FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/101788
[patent_app_country] => US
[patent_app_date] => 2011-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4735
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13101788
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/101788 | Integrated circuits including metal-insulator-metal capacitors and methods of forming the same | May 4, 2011 | Issued |
Array
(
[id] => 9413489
[patent_doc_number] => 08697525
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-15
[patent_title] => 'Semiconductor device and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 13/101424
[patent_app_country] => US
[patent_app_date] => 2011-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 46
[patent_no_of_words] => 9595
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13101424
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/101424 | Semiconductor device and method for fabricating the same | May 4, 2011 | Issued |
Array
(
[id] => 8375763
[patent_doc_number] => 08258553
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-04
[patent_title] => 'Standard cell, semiconductor device having standard cells, and method for laying out and wiring the standard cell'
[patent_app_type] => utility
[patent_app_number] => 13/101778
[patent_app_country] => US
[patent_app_date] => 2011-05-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 12797
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 235
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13101778
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/101778 | Standard cell, semiconductor device having standard cells, and method for laying out and wiring the standard cell | May 4, 2011 | Issued |
Array
(
[id] => 8480954
[patent_doc_number] => 20120280361
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-08
[patent_title] => 'HIGH VOLTAGE RESISTOR WITH BIASED-WELL'
[patent_app_type] => utility
[patent_app_number] => 13/100714
[patent_app_country] => US
[patent_app_date] => 2011-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4663
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13100714
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/100714 | High voltage resistor with biased-well | May 3, 2011 | Issued |
Array
(
[id] => 8664983
[patent_doc_number] => 08378446
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Semiconductor device isolation structures'
[patent_app_type] => utility
[patent_app_number] => 13/099166
[patent_app_country] => US
[patent_app_date] => 2011-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3695
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13099166
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/099166 | Semiconductor device isolation structures | May 1, 2011 | Issued |
Array
(
[id] => 8652990
[patent_doc_number] => 08372736
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Method and apparatus for reducing flicker noise in a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/097120
[patent_app_country] => US
[patent_app_date] => 2011-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 5041
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13097120
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/097120 | Method and apparatus for reducing flicker noise in a semiconductor device | Apr 28, 2011 | Issued |
Array
(
[id] => 16417892
[patent_doc_number] => 10825793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-11-03
[patent_title] => Method for permanently bonding wafers
[patent_app_type] => utility
[patent_app_number] => 14/007999
[patent_app_country] => US
[patent_app_date] => 2011-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 6461
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 381
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14007999
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/007999 | Method for permanently bonding wafers | Apr 7, 2011 | Issued |
Array
(
[id] => 8671052
[patent_doc_number] => 20130045590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-21
[patent_title] => 'CARBON TAPE INTENDED TO RECEIVE A LAYER OF A SEMICONDUCTOR MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 13/642897
[patent_app_country] => US
[patent_app_date] => 2011-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5263
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13642897
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/642897 | Carbon tape intended to receive a layer of a semiconductor material | Apr 7, 2011 | Issued |
Array
(
[id] => 9888905
[patent_doc_number] => 08975158
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-10
[patent_title] => 'Method for permanently bonding wafers'
[patent_app_type] => utility
[patent_app_number] => 14/110220
[patent_app_country] => US
[patent_app_date] => 2011-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 6475
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14110220
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/110220 | Method for permanently bonding wafers | Apr 7, 2011 | Issued |
Array
(
[id] => 6169886
[patent_doc_number] => 20110175151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'PHOTOELECTRIC CONVERSION APPARATUS AND IMAGE PICKUP SYSTEM USING PHOTOELECTRIC CONVERSION APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 13/079381
[patent_app_country] => US
[patent_app_date] => 2011-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 6469
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175151.pdf
[firstpage_image] =>[orig_patent_app_number] => 13079381
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/079381 | Photoelectric conversion apparatus and image pickup system using photoelectric conversion apparatus | Apr 3, 2011 | Issued |
Array
(
[id] => 8738133
[patent_doc_number] => 08409903
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-02
[patent_title] => 'Image sensor with improved color crosstalk'
[patent_app_type] => utility
[patent_app_number] => 13/077104
[patent_app_country] => US
[patent_app_date] => 2011-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2870
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13077104
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/077104 | Image sensor with improved color crosstalk | Mar 30, 2011 | Issued |
Array
(
[id] => 7510314
[patent_doc_number] => 20110256308
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-10-20
[patent_title] => 'ALGORITHMIC PROCESSING TO CREATE FEATURES'
[patent_app_type] => utility
[patent_app_number] => 13/048867
[patent_app_country] => US
[patent_app_date] => 2011-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 10742
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0256/20110256308.pdf
[firstpage_image] =>[orig_patent_app_number] => 13048867
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/048867 | ALGORITHMIC PROCESSING TO CREATE FEATURES | Mar 14, 2011 | Abandoned |
Array
(
[id] => 5963412
[patent_doc_number] => 20110147885
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'FORMATION OF IMPROVED SOI SUBSTRATES USING BULK SEMICONDUCTOR WAFERS'
[patent_app_type] => utility
[patent_app_number] => 13/037608
[patent_app_country] => US
[patent_app_date] => 2011-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 7639
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20110147885.pdf
[firstpage_image] =>[orig_patent_app_number] => 13037608
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/037608 | Formation of improved SOI substrates using bulk semiconductor wafers | Feb 28, 2011 | Issued |
Array
(
[id] => 5963191
[patent_doc_number] => 20110147806
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'Double-Gated Transistor Memory'
[patent_app_type] => utility
[patent_app_number] => 13/036807
[patent_app_country] => US
[patent_app_date] => 2011-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8190
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20110147806.pdf
[firstpage_image] =>[orig_patent_app_number] => 13036807
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/036807 | Double-gated transistor memory | Feb 27, 2011 | Issued |
Array
(
[id] => 5963193
[patent_doc_number] => 20110147807
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-06-23
[patent_title] => 'Single Transistor Memory with Immunity to Write Disturb'
[patent_app_type] => utility
[patent_app_number] => 13/036735
[patent_app_country] => US
[patent_app_date] => 2011-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8190
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20110147807.pdf
[firstpage_image] =>[orig_patent_app_number] => 13036735
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/036735 | Single transistor memory with immunity to write disturb | Feb 27, 2011 | Issued |