
Kourtney Salzman Carlson
Examiner (ID: 7621, Phone: (571)270-5117 , Office: P/1756 )
| Most Active Art Unit | 1721 |
| Art Unit(s) | 1756, 1724, 1721, 1795 |
| Total Applications | 707 |
| Issued Applications | 283 |
| Pending Applications | 71 |
| Abandoned Applications | 360 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16617325
[patent_doc_number] => 20210035978
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/524811
[patent_app_country] => US
[patent_app_date] => 2019-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8463
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16524811
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/524811 | Semiconductor device with selectively formed insulating segments and method for fabricating the same | Jul 28, 2019 | Issued |
Array
(
[id] => 16601779
[patent_doc_number] => 20210028310
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-28
[patent_title] => SEMICONDUCTOR MEMORY STRUCTURE HAVING DRAIN STRESSOR, SOURCE STRESSOR AND BURIED GATE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/520569
[patent_app_country] => US
[patent_app_date] => 2019-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4864
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16520569
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/520569 | Semiconductor memory structure having drain stressor, source stressor and buried gate and method of manufacturing the same | Jul 23, 2019 | Issued |
Array
(
[id] => 15443323
[patent_doc_number] => 20200035845
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => PHOTOELECTRIC CONVERSION DEVICE, SUBSTRATE, AND SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/520499
[patent_app_country] => US
[patent_app_date] => 2019-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6101
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16520499
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/520499 | Photoelectric conversion device, substrate, and system with semiconductor regions | Jul 23, 2019 | Issued |
Array
(
[id] => 16586243
[patent_doc_number] => 20210020645
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-21
[patent_title] => LAYOUT STRUCTURE OF STORAGE CELL AND METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/514863
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6730
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16514863
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/514863 | Layout structure of storage cell and method thereof | Jul 16, 2019 | Issued |
Array
(
[id] => 17048150
[patent_doc_number] => 11101340
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-24
[patent_title] => Display panel including conductive member having opening
[patent_app_type] => utility
[patent_app_number] => 16/514941
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 14966
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16514941
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/514941 | Display panel including conductive member having opening | Jul 16, 2019 | Issued |
Array
(
[id] => 15415023
[patent_doc_number] => 20200027834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-23
[patent_title] => INTERCONNECTION STRUCTURE AND SENSOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 16/514962
[patent_app_country] => US
[patent_app_date] => 2019-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4401
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16514962
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/514962 | Interconnection structure and sensor package | Jul 16, 2019 | Issued |
Array
(
[id] => 17056086
[patent_doc_number] => 20210265520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-26
[patent_title] => A PHOTODETECTOR
[patent_app_type] => utility
[patent_app_number] => 17/260912
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7049
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17260912
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/260912 | A PHOTODETECTOR | Jul 15, 2019 | Abandoned |
Array
(
[id] => 15093261
[patent_doc_number] => 20190341442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/512646
[patent_app_country] => US
[patent_app_date] => 2019-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8013
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16512646
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/512646 | Display device included a folded-back display panel portion for a driver | Jul 15, 2019 | Issued |
Array
(
[id] => 15093069
[patent_doc_number] => 20190341346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => MEMORY CELL HAVING MULTI-LEVEL WORD LINE
[patent_app_type] => utility
[patent_app_number] => 16/511997
[patent_app_country] => US
[patent_app_date] => 2019-07-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7690
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16511997
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/511997 | Memory cell having multi-level word line | Jul 14, 2019 | Issued |
Array
(
[id] => 19199238
[patent_doc_number] => 11996489
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-28
[patent_title] => Optical module and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 17/615976
[patent_app_country] => US
[patent_app_date] => 2019-06-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5472
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17615976
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/615976 | Optical module and method for manufacturing the same | Jun 5, 2019 | Issued |
Array
(
[id] => 16081263
[patent_doc_number] => 20200194618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-18
[patent_title] => ULTRAVIOLET C LIGHT-EMITTING DIODE
[patent_app_type] => utility
[patent_app_number] => 16/431748
[patent_app_country] => US
[patent_app_date] => 2019-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4405
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16431748
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/431748 | Ultraviolet C light-emitting diode having electron blocking layers | Jun 4, 2019 | Issued |
Array
(
[id] => 16509362
[patent_doc_number] => 20200388618
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-10
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/431746
[patent_app_country] => US
[patent_app_date] => 2019-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5006
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16431746
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/431746 | Semiconductor device with capacitor contact surrounded by conductive ring and manufacturing method of the semiconductor device | Jun 4, 2019 | Issued |
Array
(
[id] => 17217800
[patent_doc_number] => 20210351138
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-11
[patent_title] => DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 17/274264
[patent_app_country] => US
[patent_app_date] => 2019-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2818
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17274264
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/274264 | Display panel with planarization layer and sidewalls | Jun 3, 2019 | Issued |
Array
(
[id] => 16739103
[patent_doc_number] => 10964771
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-30
[patent_title] => Display panel having an opening arranged inside a display area
[patent_app_type] => utility
[patent_app_number] => 16/426049
[patent_app_country] => US
[patent_app_date] => 2019-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 15018
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16426049
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/426049 | Display panel having an opening arranged inside a display area | May 29, 2019 | Issued |
Array
(
[id] => 17010959
[patent_doc_number] => 20210242120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => Circuit module consisting of a plurality of components interconnected in an electrically conductive manner, and a method for producing a circuit module of this kind
[patent_app_type] => utility
[patent_app_number] => 17/269335
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6993
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17269335
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/269335 | Circuit module consisting of a plurality of components interconnected in an electrically conductive manner, and a method for producing a circuit module of this kind | May 20, 2019 | Abandoned |
Array
(
[id] => 15093445
[patent_doc_number] => 20190341534
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => LIGHT EMITTING DIODE CONSTRUCTIONS AND METHODS FOR MAKING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/416032
[patent_app_country] => US
[patent_app_date] => 2019-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5018
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16416032
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/416032 | Light emitting diode constructions and methods for making the same | May 16, 2019 | Issued |
Array
(
[id] => 15443275
[patent_doc_number] => 20200035821
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => SOURCE/DRAIN STRUCTURE WITH BARRIER IN FINFET DEVICE AND METHOD FOR FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/405057
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5677
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405057
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405057 | Source/drain structure with barrier in FinFET device and method for forming the same | May 6, 2019 | Issued |
Array
(
[id] => 17092964
[patent_doc_number] => 11121162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-14
[patent_title] => Light pipe structure with high quantum efficiency
[patent_app_type] => utility
[patent_app_number] => 16/405027
[patent_app_country] => US
[patent_app_date] => 2019-05-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 17
[patent_no_of_words] => 9204
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16405027
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/405027 | Light pipe structure with high quantum efficiency | May 6, 2019 | Issued |
Array
(
[id] => 14749663
[patent_doc_number] => 20190258005
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => BACK END OF LINE PROCESS INTEGRATED OPTICAL DEVICE FABRICATION
[patent_app_type] => utility
[patent_app_number] => 16/398634
[patent_app_country] => US
[patent_app_date] => 2019-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5233
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16398634
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/398634 | Back end of line process integrated optical device fabrication | Apr 29, 2019 | Issued |
Array
(
[id] => 17716721
[patent_doc_number] => 11380720
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Array substrate and manufacturing method therefor, display panel, and display device
[patent_app_type] => utility
[patent_app_number] => 16/610261
[patent_app_country] => US
[patent_app_date] => 2019-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 17
[patent_no_of_words] => 6508
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16610261
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/610261 | Array substrate and manufacturing method therefor, display panel, and display device | Apr 8, 2019 | Issued |