
Kretelia Graham
Examiner (ID: 11675, Phone: (571)272-5055 , Office: P/2825 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2817, 2827, 2615, 2825 |
| Total Applications | 682 |
| Issued Applications | 562 |
| Pending Applications | 12 |
| Abandoned Applications | 115 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7783210
[patent_doc_number] => 20120044766
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-23
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE WITH A STACKED GATE INCLUDING A CHARGE STORAGE LAYER AND A CONTROL GATE AND METHOD OF CONTROLLING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 13/285099
[patent_app_country] => US
[patent_app_date] => 2011-10-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9377
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20120044766.pdf
[firstpage_image] =>[orig_patent_app_number] => 13285099
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/285099 | Semiconductor memory device with a stacked gate including a charge storage layer and a control gate and method of controlling the same | Oct 30, 2011 | Issued |
Array
(
[id] => 8631361
[patent_doc_number] => 08363445
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-29
[patent_title] => 'One-time programmable memory cell'
[patent_app_type] => utility
[patent_app_number] => 13/283267
[patent_app_country] => US
[patent_app_date] => 2011-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4094
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13283267
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/283267 | One-time programmable memory cell | Oct 26, 2011 | Issued |
Array
(
[id] => 7774844
[patent_doc_number] => 20120039106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-16
[patent_title] => 'Programmable Memory Cell with Shiftable Threshold Voltage Transistor'
[patent_app_type] => utility
[patent_app_number] => 13/283418
[patent_app_country] => US
[patent_app_date] => 2011-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4071
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0039/20120039106.pdf
[firstpage_image] =>[orig_patent_app_number] => 13283418
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/283418 | Programmable memory cell with shiftable threshold voltage transistor | Oct 26, 2011 | Issued |
Array
(
[id] => 7774869
[patent_doc_number] => 20120039123
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-16
[patent_title] => 'MULTIPLE LEVEL PROGRAMMING IN A NON-VOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/279717
[patent_app_country] => US
[patent_app_date] => 2011-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3623
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0039/20120039123.pdf
[firstpage_image] =>[orig_patent_app_number] => 13279717
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/279717 | MULTIPLE LEVEL PROGRAMMING IN A NON-VOLATILE MEMORY DEVICE | Oct 23, 2011 | Abandoned |
Array
(
[id] => 7730149
[patent_doc_number] => 20120014185
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-19
[patent_title] => 'CIRCUITS, SYSTEMS AND METHODS FOR DRIVING HIGH AND LOW VOLTAGES ON BIT LINES IN NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 13/240914
[patent_app_country] => US
[patent_app_date] => 2011-09-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3403
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0014/20120014185.pdf
[firstpage_image] =>[orig_patent_app_number] => 13240914
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/240914 | Circuits, systems and methods for driving high and low voltages on bit lines in non-volatile memory | Sep 21, 2011 | Issued |
Array
(
[id] => 8226337
[patent_doc_number] => 20120140540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-07
[patent_title] => 'CHARGE SHARING IN A TCAM ARRAY'
[patent_app_type] => utility
[patent_app_number] => 13/233065
[patent_app_country] => US
[patent_app_date] => 2011-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7136
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13233065
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/233065 | Charge sharing in a TCAM array | Sep 14, 2011 | Issued |
Array
(
[id] => 10839600
[patent_doc_number] => 08867285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-21
[patent_title] => 'Semiconductor apparatus and data write circuit of semiconductor apparatus for preventing transmission error'
[patent_app_type] => utility
[patent_app_number] => 13/230115
[patent_app_country] => US
[patent_app_date] => 2011-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4625
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13230115
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/230115 | Semiconductor apparatus and data write circuit of semiconductor apparatus for preventing transmission error | Sep 11, 2011 | Issued |
Array
(
[id] => 7816626
[patent_doc_number] => 20120063246
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-15
[patent_title] => 'MEMORY CONTROLLER, MEMORY SYSTEM INCLUDING THE SAME, AND CONTROL METHOD OF MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/228002
[patent_app_country] => US
[patent_app_date] => 2011-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8913
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20120063246.pdf
[firstpage_image] =>[orig_patent_app_number] => 13228002
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/228002 | MEMORY CONTROLLER, MEMORY SYSTEM INCLUDING THE SAME, AND CONTROL METHOD OF MEMORY DEVICE | Sep 7, 2011 | Abandoned |
Array
(
[id] => 10871872
[patent_doc_number] => 08897084
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Dynamic data strobe detection'
[patent_app_type] => utility
[patent_app_number] => 13/227974
[patent_app_country] => US
[patent_app_date] => 2011-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6396
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13227974
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227974 | Dynamic data strobe detection | Sep 7, 2011 | Issued |
Array
(
[id] => 9628096
[patent_doc_number] => 08797786
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-05
[patent_title] => 'Static RAM'
[patent_app_type] => utility
[patent_app_number] => 13/226726
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5984
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 384
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13226726
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/226726 | Static RAM | Sep 6, 2011 | Issued |
Array
(
[id] => 8346051
[patent_doc_number] => 20120206972
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-16
[patent_title] => 'NONVOLATILE SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/227050
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 36
[patent_no_of_words] => 12304
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13227050
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227050 | Electrically rewriteable nonvolatile semiconductor memory device | Sep 6, 2011 | Issued |
Array
(
[id] => 9764111
[patent_doc_number] => 08848447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-30
[patent_title] => 'Nonvolatile semiconductor memory device using write pulses with different voltage gradients'
[patent_app_type] => utility
[patent_app_number] => 13/226826
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 6490
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13226826
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/226826 | Nonvolatile semiconductor memory device using write pulses with different voltage gradients | Sep 6, 2011 | Issued |
Array
(
[id] => 9505271
[patent_doc_number] => 08743594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-06-03
[patent_title] => 'Memory element and memory device'
[patent_app_type] => utility
[patent_app_number] => 13/227144
[patent_app_country] => US
[patent_app_date] => 2011-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 13970
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13227144
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/227144 | Memory element and memory device | Sep 6, 2011 | Issued |
Array
(
[id] => 7816624
[patent_doc_number] => 20120063244
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-15
[patent_title] => 'VOLTAGE GENERATOR, NONVOLATILE MEMORY DEVICE COMPRISING VOLTAGE GENERATOR, AND METHOD OF OPERATING VOLTAGE GENERATOR'
[patent_app_type] => utility
[patent_app_number] => 13/225658
[patent_app_country] => US
[patent_app_date] => 2011-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 18
[patent_no_of_words] => 7826
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0063/20120063244.pdf
[firstpage_image] =>[orig_patent_app_number] => 13225658
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/225658 | Voltage generator, nonvolatile memory device comprising voltage generator, and method of operating voltage generator | Sep 5, 2011 | Issued |
Array
(
[id] => 7806462
[patent_doc_number] => 20120057415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-08
[patent_title] => 'NONVOLATILE MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/225940
[patent_app_country] => US
[patent_app_date] => 2011-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3344
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20120057415.pdf
[firstpage_image] =>[orig_patent_app_number] => 13225940
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/225940 | Nonvolatile memory device with improved integrated ratio | Sep 5, 2011 | Issued |
Array
(
[id] => 10833062
[patent_doc_number] => 08861241
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-10-14
[patent_title] => 'Content search system having embedded power control units'
[patent_app_type] => utility
[patent_app_number] => 13/226220
[patent_app_country] => US
[patent_app_date] => 2011-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 9794
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13226220
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/226220 | Content search system having embedded power control units | Sep 5, 2011 | Issued |
Array
(
[id] => 10877869
[patent_doc_number] => 08902662
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-12-02
[patent_title] => 'Memory system having nonvolatile semiconductor memories with control operation having high-current and low-current periods'
[patent_app_type] => utility
[patent_app_number] => 13/226180
[patent_app_country] => US
[patent_app_date] => 2011-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 11297
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13226180
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/226180 | Memory system having nonvolatile semiconductor memories with control operation having high-current and low-current periods | Sep 5, 2011 | Issued |
Array
(
[id] => 9972734
[patent_doc_number] => 09019758
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Spin-transfer torque magnetic random access memory with perpendicular magnetic anisotropy multilayers'
[patent_app_type] => utility
[patent_app_number] => 13/225338
[patent_app_country] => US
[patent_app_date] => 2011-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4875
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13225338
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/225338 | Spin-transfer torque magnetic random access memory with perpendicular magnetic anisotropy multilayers | Sep 1, 2011 | Issued |
Array
(
[id] => 8250877
[patent_doc_number] => 20120155196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-06-21
[patent_title] => 'Semiconductor memory and manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 13/137672
[patent_app_country] => US
[patent_app_date] => 2011-09-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 31
[patent_figures_cnt] => 31
[patent_no_of_words] => 12485
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0155/20120155196.pdf
[firstpage_image] =>[orig_patent_app_number] => 13137672
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/137672 | Semiconductor memory and manufacturing method | Aug 31, 2011 | Abandoned |
Array
(
[id] => 9939147
[patent_doc_number] => 08988966
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-24
[patent_title] => 'Circuit, system and method for controlling read latency'
[patent_app_type] => utility
[patent_app_number] => 13/212015
[patent_app_country] => US
[patent_app_date] => 2011-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7356
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13212015
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/212015 | Circuit, system and method for controlling read latency | Aug 16, 2011 | Issued |