Kretelia Graham

Array ( [id] => 9356874 [patent_doc_number] => 08675419 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-18 [patent_title] => 'Device including a plurality of memory banks and a pipeline control circuit configured to execute a command on the plurality of memory banks' [patent_app_type] => utility [patent_app_number] => 12/929126 [patent_app_country] => US [patent_app_date] => 2011-01-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 32 [patent_no_of_words] => 24584 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 513 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12929126 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7578854 [patent_doc_number] => 20110292737 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-12-01 [patent_title] => 'NONVOLATILE MEMORY APPARATUS' [patent_app_type] => utility [patent_app_number] => 12/983068 [patent_app_country] => US [patent_app_date] => 2010-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3098 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0292/20110292737.pdf [firstpage_image] =>[orig_patent_app_number] => 12983068 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8922464 [patent_doc_number] => 08488407 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-16 [patent_title] => 'Nonvolatile memory apparatus and method for processing configuration information thereof' [patent_app_type] => utility [patent_app_number] => 12/983124 [patent_app_country] => US [patent_app_date] => 2010-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3922 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12983124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7806442 [patent_doc_number] => 20120057395 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-03-08 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/983112 [patent_app_country] => US [patent_app_date] => 2010-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2055 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0057/20120057395.pdf [firstpage_image] =>[orig_patent_app_number] => 12983112 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9200319 [patent_doc_number] => 20130339634 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2013-12-19 [patent_title] => 'CONTINUOUS PAGE READ FOR MEMORY' [patent_app_type] => utility [patent_app_number] => 13/202326 [patent_app_country] => US [patent_app_date] => 2010-12-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7335 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13202326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8019797 [patent_doc_number] => 08139407 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-03-20 [patent_title] => 'Nonvolatile semiconductor memory device including NAND-type flash memory and the like' [patent_app_type] => utility [patent_app_number] => 12/955621 [patent_app_country] => US [patent_app_date] => 2010-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 23 [patent_no_of_words] => 7919 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/139/08139407.pdf [firstpage_image] =>[orig_patent_app_number] => 12955621 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8219428 [patent_doc_number] => 20120134200 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-31 [patent_title] => 'Magnetic Memory Cell With Multi-Level Cell (MLC) Data Storage Capability' [patent_app_type] => utility [patent_app_number] => 12/955612 [patent_app_country] => US [patent_app_date] => 2010-11-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3988 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12955612 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5974534 [patent_doc_number] => 20110069568 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE HAVING LOCAL SENSE AMPLIFIER WITH ON/OFF CONTROL' [patent_app_type] => utility [patent_app_number] => 12/952328 [patent_app_country] => US [patent_app_date] => 2010-11-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6645 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0069/20110069568.pdf [firstpage_image] =>[orig_patent_app_number] => 12952328 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6189360 [patent_doc_number] => 20110126039 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-26 [patent_title] => 'MEMORY CONTROLLER WITH REDUCED POWER CONSUMPTION, MEMORY DEVICE, AND MEMORY SYSTEM' [patent_app_type] => utility [patent_app_number] => 12/950028 [patent_app_country] => US [patent_app_date] => 2010-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 7580 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0126/20110126039.pdf [firstpage_image] =>[orig_patent_app_number] => 12950028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9705653 [patent_doc_number] => 08830734 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-09-09 [patent_title] => 'Using a nearby cell to provide field assisted switching in a magnetic memory array' [patent_app_type] => utility [patent_app_number] => 12/950673 [patent_app_country] => US [patent_app_date] => 2010-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4363 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12950673 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8207680 [patent_doc_number] => 20120127794 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2012-05-24 [patent_title] => 'PROGRAM VERIFY OPERATION IN A MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/949876 [patent_app_country] => US [patent_app_date] => 2010-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2840 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0127/20120127794.pdf [firstpage_image] =>[orig_patent_app_number] => 12949876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6006019 [patent_doc_number] => 20110058405 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-10 [patent_title] => 'Memory Cell With Proportional Current Self-Reference Sensing' [patent_app_type] => utility [patent_app_number] => 12/946582 [patent_app_country] => US [patent_app_date] => 2010-11-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 6043 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20110058405.pdf [firstpage_image] =>[orig_patent_app_number] => 12946582 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10846113 [patent_doc_number] => 08873303 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-10-28 [patent_title] => 'Non-volatile memory and method with shared processing for an aggregate of read/write circuits' [patent_app_type] => utility [patent_app_number] => 12/900443 [patent_app_country] => US [patent_app_date] => 2010-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 26 [patent_no_of_words] => 9274 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12900443 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7546701 [patent_doc_number] => 08054678 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-11-08 [patent_title] => 'Stuck-at defect condition repair for a non-volatile memory cell' [patent_app_type] => utility [patent_app_number] => 12/900303 [patent_app_country] => US [patent_app_date] => 2010-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 3707 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/054/08054678.pdf [firstpage_image] =>[orig_patent_app_number] => 12900303 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6588474 [patent_doc_number] => 20100322015 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-23 [patent_title] => 'Split Gate NAND Flash Memory Structure and Array, Method of Programming, Erasing and Reading Thereof, and Method of Manufacturing' [patent_app_type] => utility [patent_app_number] => 12/872351 [patent_app_country] => US [patent_app_date] => 2010-08-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6290 [patent_no_of_claims] => 43 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0322/20100322015.pdf [firstpage_image] =>[orig_patent_app_number] => 12872351 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6385086 [patent_doc_number] => 20100302869 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-02 [patent_title] => 'FLASH MEMORY DEVICE OPERATING AT MULTIPLE SPEEDS' [patent_app_type] => utility [patent_app_number] => 12/854987 [patent_app_country] => US [patent_app_date] => 2010-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3616 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0302/20100302869.pdf [firstpage_image] =>[orig_patent_app_number] => 12854987 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9356841 [patent_doc_number] => 08675387 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-03-18 [patent_title] => 'Variable resistance nonvolatile memory device and programming method for same' [patent_app_type] => utility [patent_app_number] => 13/121262 [patent_app_country] => US [patent_app_date] => 2010-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 55 [patent_figures_cnt] => 97 [patent_no_of_words] => 41585 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 316 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13121262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6233410 [patent_doc_number] => 20100265758 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-10-21 [patent_title] => 'Method for implementing an SRAM memory information storage device' [patent_app_type] => utility [patent_app_number] => 12/829675 [patent_app_country] => US [patent_app_date] => 2010-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5954 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20100265758.pdf [firstpage_image] =>[orig_patent_app_number] => 12829675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9833203 [patent_doc_number] => 08942030 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-01-27 [patent_title] => 'Structure and method for SRAM cell circuit' [patent_app_type] => utility [patent_app_number] => 12/823860 [patent_app_country] => US [patent_app_date] => 2010-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 12 [patent_no_of_words] => 8687 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823860 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5991813 [patent_doc_number] => 20110013466 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-01-20 [patent_title] => 'SEMICONDUCTOR APPARATUS AND DATA READING METHOD' [patent_app_type] => utility [patent_app_number] => 12/823702 [patent_app_country] => US [patent_app_date] => 2010-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5071 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20110013466.pdf [firstpage_image] =>[orig_patent_app_number] => 12823702 [rel_patent_id] =>[rel_patent_doc_number] =>)