
Kretelia Graham
Examiner (ID: 11675, Phone: (571)272-5055 , Office: P/2825 )
| Most Active Art Unit | 2827 |
| Art Unit(s) | 2817, 2827, 2615, 2825 |
| Total Applications | 682 |
| Issued Applications | 562 |
| Pending Applications | 12 |
| Abandoned Applications | 115 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6385086
[patent_doc_number] => 20100302869
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-02
[patent_title] => 'FLASH MEMORY DEVICE OPERATING AT MULTIPLE SPEEDS'
[patent_app_type] => utility
[patent_app_number] => 12/854987
[patent_app_country] => US
[patent_app_date] => 2010-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3616
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0302/20100302869.pdf
[firstpage_image] =>[orig_patent_app_number] => 12854987
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/854987 | Flash memory device operating at multiple speeds | Aug 11, 2010 | Issued |
Array
(
[id] => 9356841
[patent_doc_number] => 08675387
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-03-18
[patent_title] => 'Variable resistance nonvolatile memory device and programming method for same'
[patent_app_type] => utility
[patent_app_number] => 13/121262
[patent_app_country] => US
[patent_app_date] => 2010-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 55
[patent_figures_cnt] => 97
[patent_no_of_words] => 41585
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 316
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13121262
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/121262 | Variable resistance nonvolatile memory device and programming method for same | Jul 25, 2010 | Issued |
Array
(
[id] => 6233410
[patent_doc_number] => 20100265758
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-21
[patent_title] => 'Method for implementing an SRAM memory information storage device'
[patent_app_type] => utility
[patent_app_number] => 12/829675
[patent_app_country] => US
[patent_app_date] => 2010-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5954
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0265/20100265758.pdf
[firstpage_image] =>[orig_patent_app_number] => 12829675
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/829675 | Method for implementing an SRAM memory information storage device | Jul 1, 2010 | Issued |
Array
(
[id] => 5991813
[patent_doc_number] => 20110013466
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-20
[patent_title] => 'SEMICONDUCTOR APPARATUS AND DATA READING METHOD'
[patent_app_type] => utility
[patent_app_number] => 12/823702
[patent_app_country] => US
[patent_app_date] => 2010-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5071
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0013/20110013466.pdf
[firstpage_image] =>[orig_patent_app_number] => 12823702
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/823702 | SEMICONDUCTOR APPARATUS AND DATA READING METHOD | Jun 24, 2010 | Abandoned |
Array
(
[id] => 9228561
[patent_doc_number] => 08634235
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-21
[patent_title] => 'Phase change memory coding'
[patent_app_type] => utility
[patent_app_number] => 12/823508
[patent_app_country] => US
[patent_app_date] => 2010-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 41
[patent_no_of_words] => 12756
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823508
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/823508 | Phase change memory coding | Jun 24, 2010 | Issued |
Array
(
[id] => 8871880
[patent_doc_number] => 08467263
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-06-18
[patent_title] => 'Memory write operation methods and circuits'
[patent_app_type] => utility
[patent_app_number] => 12/823642
[patent_app_country] => US
[patent_app_date] => 2010-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 3637
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823642
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/823642 | Memory write operation methods and circuits | Jun 24, 2010 | Issued |
Array
(
[id] => 9833203
[patent_doc_number] => 08942030
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-01-27
[patent_title] => 'Structure and method for SRAM cell circuit'
[patent_app_type] => utility
[patent_app_number] => 12/823860
[patent_app_country] => US
[patent_app_date] => 2010-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 8687
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823860
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/823860 | Structure and method for SRAM cell circuit | Jun 24, 2010 | Issued |
Array
(
[id] => 8631423
[patent_doc_number] => 08363507
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-29
[patent_title] => 'Wordline driver, memory device including the same and method of driving a wordline'
[patent_app_type] => utility
[patent_app_number] => 12/820244
[patent_app_country] => US
[patent_app_date] => 2010-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 7991
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 210
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12820244
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/820244 | Wordline driver, memory device including the same and method of driving a wordline | Jun 21, 2010 | Issued |
Array
(
[id] => 5951084
[patent_doc_number] => 20110032752
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-10
[patent_title] => 'Multi-Level Memory Device Using Resistance Material'
[patent_app_type] => utility
[patent_app_number] => 12/819498
[patent_app_country] => US
[patent_app_date] => 2010-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6791
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0032/20110032752.pdf
[firstpage_image] =>[orig_patent_app_number] => 12819498
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/819498 | Multi-level memory device using resistance material | Jun 20, 2010 | Issued |
Array
(
[id] => 9846036
[patent_doc_number] => 08947964
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-02-03
[patent_title] => 'Current sense amplifiers, memory devices and methods'
[patent_app_type] => utility
[patent_app_number] => 12/820050
[patent_app_country] => US
[patent_app_date] => 2010-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3038
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 282
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12820050
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/820050 | Current sense amplifiers, memory devices and methods | Jun 20, 2010 | Issued |
Array
(
[id] => 6337873
[patent_doc_number] => 20100329069
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/818600
[patent_app_country] => US
[patent_app_date] => 2010-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 13964
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0329/20100329069.pdf
[firstpage_image] =>[orig_patent_app_number] => 12818600
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/818600 | SEMICONDUCTOR MEMORY DEVICE | Jun 17, 2010 | Abandoned |
Array
(
[id] => 6044767
[patent_doc_number] => 20110205779
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-08-25
[patent_title] => 'SEMICONDUCTOR STORAGE DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/818678
[patent_app_country] => US
[patent_app_date] => 2010-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4935
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0205/20110205779.pdf
[firstpage_image] =>[orig_patent_app_number] => 12818678
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/818678 | Semiconductor storage device including plural clock oscillator circuits operating at different frequencies | Jun 17, 2010 | Issued |
Array
(
[id] => 9324943
[patent_doc_number] => 08659973
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-25
[patent_title] => 'Sequential-write, random-read memory'
[patent_app_type] => utility
[patent_app_number] => 12/819082
[patent_app_country] => US
[patent_app_date] => 2010-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3013
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12819082
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/819082 | Sequential-write, random-read memory | Jun 17, 2010 | Issued |
Array
(
[id] => 8644135
[patent_doc_number] => 08369129
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-05
[patent_title] => 'Semiconductor memory device with variable resistance element'
[patent_app_type] => utility
[patent_app_number] => 12/818028
[patent_app_country] => US
[patent_app_date] => 2010-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7487
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12818028
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/818028 | Semiconductor memory device with variable resistance element | Jun 16, 2010 | Issued |
Array
(
[id] => 6588503
[patent_doc_number] => 20100322016
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'RETENTION OF DATA DURING STAND-BY MODE'
[patent_app_type] => utility
[patent_app_number] => 12/817086
[patent_app_country] => US
[patent_app_date] => 2010-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3245
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0322/20100322016.pdf
[firstpage_image] =>[orig_patent_app_number] => 12817086
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/817086 | Retention of data during stand-by mode | Jun 15, 2010 | Issued |
Array
(
[id] => 5974537
[patent_doc_number] => 20110069571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-24
[patent_title] => 'Word Line Decoder Circuit Apparatus and Method'
[patent_app_type] => utility
[patent_app_number] => 12/816960
[patent_app_country] => US
[patent_app_date] => 2010-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3461
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0069/20110069571.pdf
[firstpage_image] =>[orig_patent_app_number] => 12816960
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/816960 | Word line decoder circuit apparatus and method | Jun 15, 2010 | Issued |
Array
(
[id] => 7528792
[patent_doc_number] => 08045395
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-25
[patent_title] => 'Circuits, systems and methods for driving high and low voltages on bit lines in non-volatile memory'
[patent_app_type] => utility
[patent_app_number] => 12/780594
[patent_app_country] => US
[patent_app_date] => 2010-05-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3367
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/045/08045395.pdf
[firstpage_image] =>[orig_patent_app_number] => 12780594
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/780594 | Circuits, systems and methods for driving high and low voltages on bit lines in non-volatile memory | May 13, 2010 | Issued |
Array
(
[id] => 6508250
[patent_doc_number] => 20100202200
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-08-12
[patent_title] => 'Power Line Compensation for Flash Memory Sense Amplifiers'
[patent_app_type] => utility
[patent_app_number] => 12/766682
[patent_app_country] => US
[patent_app_date] => 2010-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6262
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0202/20100202200.pdf
[firstpage_image] =>[orig_patent_app_number] => 12766682
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/766682 | Power line compensation for flash memory sense amplifiers | Apr 22, 2010 | Issued |
Array
(
[id] => 4605580
[patent_doc_number] => 07986563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-07-26
[patent_title] => 'NAND flash memory programming'
[patent_app_type] => utility
[patent_app_number] => 12/766343
[patent_app_country] => US
[patent_app_date] => 2010-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4444
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/986/07986563.pdf
[firstpage_image] =>[orig_patent_app_number] => 12766343
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/766343 | NAND flash memory programming | Apr 22, 2010 | Issued |
Array
(
[id] => 6227652
[patent_doc_number] => 20100182832
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-22
[patent_title] => 'NON-VOLATILE MULTILEVEL MEMORY CELL PROGRAMMING'
[patent_app_type] => utility
[patent_app_number] => 12/726525
[patent_app_country] => US
[patent_app_date] => 2010-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8570
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20100182832.pdf
[firstpage_image] =>[orig_patent_app_number] => 12726525
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/726525 | Non-volatile multilevel memory cell programming | Mar 17, 2010 | Issued |