Kretelia Graham

Array ( [id] => 8871880 [patent_doc_number] => 08467263 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-06-18 [patent_title] => 'Memory write operation methods and circuits' [patent_app_type] => utility [patent_app_number] => 12/823642 [patent_app_country] => US [patent_app_date] => 2010-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 3637 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 166 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9228561 [patent_doc_number] => 08634235 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-01-21 [patent_title] => 'Phase change memory coding' [patent_app_type] => utility [patent_app_number] => 12/823508 [patent_app_country] => US [patent_app_date] => 2010-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 22 [patent_figures_cnt] => 41 [patent_no_of_words] => 12756 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 158 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12823508 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8631423 [patent_doc_number] => 08363507 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-29 [patent_title] => 'Wordline driver, memory device including the same and method of driving a wordline' [patent_app_type] => utility [patent_app_number] => 12/820244 [patent_app_country] => US [patent_app_date] => 2010-06-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 10 [patent_no_of_words] => 7991 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12820244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9846036 [patent_doc_number] => 08947964 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-02-03 [patent_title] => 'Current sense amplifiers, memory devices and methods' [patent_app_type] => utility [patent_app_number] => 12/820050 [patent_app_country] => US [patent_app_date] => 2010-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3038 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 282 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12820050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5951084 [patent_doc_number] => 20110032752 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'Multi-Level Memory Device Using Resistance Material' [patent_app_type] => utility [patent_app_number] => 12/819498 [patent_app_country] => US [patent_app_date] => 2010-06-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6791 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0032/20110032752.pdf [firstpage_image] =>[orig_patent_app_number] => 12819498 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6337873 [patent_doc_number] => 20100329069 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/818600 [patent_app_country] => US [patent_app_date] => 2010-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 30 [patent_figures_cnt] => 30 [patent_no_of_words] => 13964 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0329/20100329069.pdf [firstpage_image] =>[orig_patent_app_number] => 12818600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9324943 [patent_doc_number] => 08659973 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2014-02-25 [patent_title] => 'Sequential-write, random-read memory' [patent_app_type] => utility [patent_app_number] => 12/819082 [patent_app_country] => US [patent_app_date] => 2010-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3013 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12819082 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6044767 [patent_doc_number] => 20110205779 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-25 [patent_title] => 'SEMICONDUCTOR STORAGE DEVICE' [patent_app_type] => utility [patent_app_number] => 12/818678 [patent_app_country] => US [patent_app_date] => 2010-06-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4935 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20110205779.pdf [firstpage_image] =>[orig_patent_app_number] => 12818678 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8644135 [patent_doc_number] => 08369129 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-02-05 [patent_title] => 'Semiconductor memory device with variable resistance element' [patent_app_type] => utility [patent_app_number] => 12/818028 [patent_app_country] => US [patent_app_date] => 2010-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 11 [patent_no_of_words] => 7487 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12818028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5974537 [patent_doc_number] => 20110069571 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-03-24 [patent_title] => 'Word Line Decoder Circuit Apparatus and Method' [patent_app_type] => utility [patent_app_number] => 12/816960 [patent_app_country] => US [patent_app_date] => 2010-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3461 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0069/20110069571.pdf [firstpage_image] =>[orig_patent_app_number] => 12816960 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6588503 [patent_doc_number] => 20100322016 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-23 [patent_title] => 'RETENTION OF DATA DURING STAND-BY MODE' [patent_app_type] => utility [patent_app_number] => 12/817086 [patent_app_country] => US [patent_app_date] => 2010-06-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3245 [patent_no_of_claims] => 48 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0322/20100322016.pdf [firstpage_image] =>[orig_patent_app_number] => 12817086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7528792 [patent_doc_number] => 08045395 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-10-25 [patent_title] => 'Circuits, systems and methods for driving high and low voltages on bit lines in non-volatile memory' [patent_app_type] => utility [patent_app_number] => 12/780594 [patent_app_country] => US [patent_app_date] => 2010-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3367 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 185 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/045/08045395.pdf [firstpage_image] =>[orig_patent_app_number] => 12780594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4605580 [patent_doc_number] => 07986563 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-26 [patent_title] => 'NAND flash memory programming' [patent_app_type] => utility [patent_app_number] => 12/766343 [patent_app_country] => US [patent_app_date] => 2010-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 4444 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/986/07986563.pdf [firstpage_image] =>[orig_patent_app_number] => 12766343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6508250 [patent_doc_number] => 20100202200 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-12 [patent_title] => 'Power Line Compensation for Flash Memory Sense Amplifiers' [patent_app_type] => utility [patent_app_number] => 12/766682 [patent_app_country] => US [patent_app_date] => 2010-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 6262 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0202/20100202200.pdf [firstpage_image] =>[orig_patent_app_number] => 12766682 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4598616 [patent_doc_number] => 07983101 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-19 [patent_title] => 'Circuit for generating data strobe signal in DDR memory device and method therefor' [patent_app_type] => utility [patent_app_number] => 12/727185 [patent_app_country] => US [patent_app_date] => 2010-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 5151 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/983/07983101.pdf [firstpage_image] =>[orig_patent_app_number] => 12727185 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6227652 [patent_doc_number] => 20100182832 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-07-22 [patent_title] => 'NON-VOLATILE MULTILEVEL MEMORY CELL PROGRAMMING' [patent_app_type] => utility [patent_app_number] => 12/726525 [patent_app_country] => US [patent_app_date] => 2010-03-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8570 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0182/20100182832.pdf [firstpage_image] =>[orig_patent_app_number] => 12726525 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4605598 [patent_doc_number] => 07986581 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2011-07-26 [patent_title] => 'Semiconductor memory device including reset control circuit' [patent_app_type] => utility [patent_app_number] => 12/715146 [patent_app_country] => US [patent_app_date] => 2010-03-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1920 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/986/07986581.pdf [firstpage_image] =>[orig_patent_app_number] => 12715146 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8295732 [patent_doc_number] => 08223529 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-07-17 [patent_title] => 'Resistive memory devices, memory systems and methods of controlling input and output operations of the same' [patent_app_type] => utility [patent_app_number] => 12/703354 [patent_app_country] => US [patent_app_date] => 2010-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 20 [patent_no_of_words] => 9008 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 147 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12703354 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8934101 [patent_doc_number] => 08493811 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-07-23 [patent_title] => 'Memory having asynchronous read with fast read output' [patent_app_type] => utility [patent_app_number] => 12/703446 [patent_app_country] => US [patent_app_date] => 2010-02-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 5910 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 231 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12703446 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6163466 [patent_doc_number] => 20110194362 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-11 [patent_title] => 'WORD-LINE DRIVER USING LEVEL SHIFTER AT LOCAL CONTROL CIRCUIT' [patent_app_type] => utility [patent_app_number] => 12/702594 [patent_app_country] => US [patent_app_date] => 2010-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3034 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20110194362.pdf [firstpage_image] =>[orig_patent_app_number] => 12702594 [rel_patent_id] =>[rel_patent_doc_number] =>)