Kretelia Graham

Array ( [id] => 4584680 [patent_doc_number] => 07826287 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-02 [patent_title] => 'Testing non-volatile memory devices for charge leakage' [patent_app_type] => utility [patent_app_number] => 12/280480 [patent_app_country] => US [patent_app_date] => 2006-02-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 2818 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 134 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/826/07826287.pdf [firstpage_image] =>[orig_patent_app_number] => 12280480 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5654292 [patent_doc_number] => 20060140027 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'Semiconductor memory device and method of operating the same' [patent_app_type] => utility [patent_app_number] => 11/304564 [patent_app_country] => US [patent_app_date] => 2005-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5426 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20060140027.pdf [firstpage_image] =>[orig_patent_app_number] => 11304564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5240977 [patent_doc_number] => 20070019468 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-25 [patent_title] => 'Page buffer circuit with reduced size and methods for reading and programming data with the same' [patent_app_type] => utility [patent_app_number] => 11/304526 [patent_app_country] => US [patent_app_date] => 2005-12-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 16336 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0019/20070019468.pdf [firstpage_image] =>[orig_patent_app_number] => 11304526 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5600944 [patent_doc_number] => 20060291289 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-28 [patent_title] => 'NON-VOLATILE MEMORY DEVICE HAVING PAGE BUFFER FOR VERIFYING PRE-ERASE' [patent_app_type] => utility [patent_app_number] => 11/164608 [patent_app_country] => US [patent_app_date] => 2005-11-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3361 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0291/20060291289.pdf [firstpage_image] =>[orig_patent_app_number] => 11164608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 391242 [patent_doc_number] => 07301840 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-11-27 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/266408 [patent_app_country] => US [patent_app_date] => 2005-11-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8245 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/301/07301840.pdf [firstpage_image] =>[orig_patent_app_number] => 11266408 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5806384 [patent_doc_number] => 20060092737 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-04 [patent_title] => 'Memory and semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/265894 [patent_app_country] => US [patent_app_date] => 2005-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 7008 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20060092737.pdf [firstpage_image] =>[orig_patent_app_number] => 11265894 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 808450 [patent_doc_number] => 07420852 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-02 [patent_title] => 'Non-volatile memory device providing controlled bulk voltage during programming operations' [patent_app_type] => utility [patent_app_number] => 11/265279 [patent_app_country] => US [patent_app_date] => 2005-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4206 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/420/07420852.pdf [firstpage_image] =>[orig_patent_app_number] => 11265279 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7600873 [patent_doc_number] => 07385836 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-06-10 [patent_title] => 'Ferroelectric random access memory' [patent_app_type] => utility [patent_app_number] => 11/265188 [patent_app_country] => US [patent_app_date] => 2005-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3285 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/385/07385836.pdf [firstpage_image] =>[orig_patent_app_number] => 11265188 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5806370 [patent_doc_number] => 20060092723 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-04 [patent_title] => 'Data input/output method of semiconductor memory device and semiconductor memory device for the same' [patent_app_type] => utility [patent_app_number] => 11/266154 [patent_app_country] => US [patent_app_date] => 2005-11-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7203 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20060092723.pdf [firstpage_image] =>[orig_patent_app_number] => 11266154 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 179003 [patent_doc_number] => 07656714 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-02-02 [patent_title] => 'Bitline bias circuit and nor flash memory device including the bitline bias circuit' [patent_app_type] => utility [patent_app_number] => 11/265218 [patent_app_country] => US [patent_app_date] => 2005-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4718 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 159 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/656/07656714.pdf [firstpage_image] =>[orig_patent_app_number] => 11265218 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5033213 [patent_doc_number] => 20070097752 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-05-03 [patent_title] => 'High speed digital signal input buffer and method using pulsed positive feedback' [patent_app_type] => utility [patent_app_number] => 11/266622 [patent_app_country] => US [patent_app_date] => 2005-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4935 [patent_no_of_claims] => 44 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20070097752.pdf [firstpage_image] =>[orig_patent_app_number] => 11266622 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5641539 [patent_doc_number] => 20060279994 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-12-14 [patent_title] => 'Flash memory device capable of reduced programming time' [patent_app_type] => utility [patent_app_number] => 11/264168 [patent_app_country] => US [patent_app_date] => 2005-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5753 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0279/20060279994.pdf [firstpage_image] =>[orig_patent_app_number] => 11264168 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 478636 [patent_doc_number] => 07227790 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-06-05 [patent_title] => 'NOR flash memory device with a serial sensing operation and method of sensing data bits in a NOR flash memory device' [patent_app_type] => utility [patent_app_number] => 11/263716 [patent_app_country] => US [patent_app_date] => 2005-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4634 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/227/07227790.pdf [firstpage_image] =>[orig_patent_app_number] => 11263716 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 422674 [patent_doc_number] => 07274609 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-09-25 [patent_title] => 'High speed redundant data sensing method and apparatus' [patent_app_type] => utility [patent_app_number] => 11/264120 [patent_app_country] => US [patent_app_date] => 2005-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 5049 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/274/07274609.pdf [firstpage_image] =>[orig_patent_app_number] => 11264120 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 858789 [patent_doc_number] => 07376017 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-05-20 [patent_title] => 'Flash memory device and program method thereof' [patent_app_type] => utility [patent_app_number] => 11/264708 [patent_app_country] => US [patent_app_date] => 2005-11-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 5486 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/376/07376017.pdf [firstpage_image] =>[orig_patent_app_number] => 11264708 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 331490 [patent_doc_number] => 07511990 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-03-31 [patent_title] => 'Magnetic tunnel junction temperature sensors' [patent_app_type] => utility [patent_app_number] => 11/240514 [patent_app_country] => US [patent_app_date] => 2005-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 15 [patent_no_of_words] => 12116 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/511/07511990.pdf [firstpage_image] =>[orig_patent_app_number] => 11240514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 327693 [patent_doc_number] => 07515474 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-04-07 [patent_title] => 'Step voltage generator' [patent_app_type] => utility [patent_app_number] => 11/240812 [patent_app_country] => US [patent_app_date] => 2005-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 4869 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/515/07515474.pdf [firstpage_image] =>[orig_patent_app_number] => 11240812 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5714384 [patent_doc_number] => 20060077747 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-04-13 [patent_title] => 'Semiconductor device and data reading method' [patent_app_type] => utility [patent_app_number] => 11/228840 [patent_app_country] => US [patent_app_date] => 2005-09-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4035 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20060077747.pdf [firstpage_image] =>[orig_patent_app_number] => 11228840 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5725481 [patent_doc_number] => 20060056241 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Artificial aging of chips with memories' [patent_app_type] => utility [patent_app_number] => 11/225864 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 5758 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20060056241.pdf [firstpage_image] =>[orig_patent_app_number] => 11225864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5055545 [patent_doc_number] => 20070058466 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-03-15 [patent_title] => 'Internally asymmetric methods and circuits for evaluating static memory cell dynamic stability' [patent_app_type] => utility [patent_app_number] => 11/225652 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4838 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20070058466.pdf [firstpage_image] =>[orig_patent_app_number] => 11225652 [rel_patent_id] =>[rel_patent_doc_number] =>)