Kretelia Graham

Array ( [id] => 5725497 [patent_doc_number] => 20060056257 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => utility [patent_app_number] => 11/224034 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 10666 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20060056257.pdf [firstpage_image] =>[orig_patent_app_number] => 11224034 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5636133 [patent_doc_number] => 20060067106 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-30 [patent_title] => 'Storage device and semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/224856 [patent_app_country] => US [patent_app_date] => 2005-09-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5833 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20060067106.pdf [firstpage_image] =>[orig_patent_app_number] => 11224856 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5725460 [patent_doc_number] => 20060056220 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-16 [patent_title] => 'SRAM memory cell protected against current or voltage spikes' [patent_app_type] => utility [patent_app_number] => 11/225876 [patent_app_country] => US [patent_app_date] => 2005-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3329 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20060056220.pdf [firstpage_image] =>[orig_patent_app_number] => 11225876 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5752573 [patent_doc_number] => 20060221722 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-10-05 [patent_title] => 'Data output buffer whose mode switches according to operation frequency and semiconductor memory device having the same' [patent_app_type] => utility [patent_app_number] => 11/222800 [patent_app_country] => US [patent_app_date] => 2005-09-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3311 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0221/20060221722.pdf [firstpage_image] =>[orig_patent_app_number] => 11222800 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 842170 [patent_doc_number] => 07391665 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2008-06-24 [patent_title] => 'Process and temperature invariant power on reset circuit using a bandgap reference and a long delay chain' [patent_app_type] => utility [patent_app_number] => 11/223822 [patent_app_country] => US [patent_app_date] => 2005-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3981 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/391/07391665.pdf [firstpage_image] =>[orig_patent_app_number] => 11223822 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5612812 [patent_doc_number] => 20060114740 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-01 [patent_title] => 'Ferroelectric memory and method of driving the same' [patent_app_type] => utility [patent_app_number] => 11/223600 [patent_app_country] => US [patent_app_date] => 2005-09-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10773 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0114/20060114740.pdf [firstpage_image] =>[orig_patent_app_number] => 11223600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 402861 [patent_doc_number] => 07292490 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2007-11-06 [patent_title] => 'System and method for refreshing a DRAM device' [patent_app_type] => utility [patent_app_number] => 11/223194 [patent_app_country] => US [patent_app_date] => 2005-09-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 20 [patent_no_of_words] => 4063 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/292/07292490.pdf [firstpage_image] =>[orig_patent_app_number] => 11223194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5900530 [patent_doc_number] => 20060044877 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-03-02 [patent_title] => 'Non-volatile memory device, and control method therefor' [patent_app_type] => utility [patent_app_number] => 11/215850 [patent_app_country] => US [patent_app_date] => 2005-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 11139 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20060044877.pdf [firstpage_image] =>[orig_patent_app_number] => 11215850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5792362 [patent_doc_number] => 20060013043 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-19 [patent_title] => 'Nonvolatile semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/183032 [patent_app_country] => US [patent_app_date] => 2005-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9215 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20060013043.pdf [firstpage_image] =>[orig_patent_app_number] => 11183032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5654266 [patent_doc_number] => 20060140001 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-06-29 [patent_title] => 'NAND flash memory device capable of changing a block size' [patent_app_type] => utility [patent_app_number] => 11/182566 [patent_app_country] => US [patent_app_date] => 2005-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3729 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0140/20060140001.pdf [firstpage_image] =>[orig_patent_app_number] => 11182566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5074167 [patent_doc_number] => 20070014142 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-01-18 [patent_title] => 'Flat-cell read-only memory structure' [patent_app_type] => utility [patent_app_number] => 11/181914 [patent_app_country] => US [patent_app_date] => 2005-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 7415 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0014/20070014142.pdf [firstpage_image] =>[orig_patent_app_number] => 11181914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 204612 [patent_doc_number] => 07633816 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-12-15 [patent_title] => 'Semiconductor memory device, rewrite processing method therefor, and program thereof' [patent_app_type] => utility [patent_app_number] => 11/631482 [patent_app_country] => US [patent_app_date] => 2005-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 11679 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/633/07633816.pdf [firstpage_image] =>[orig_patent_app_number] => 11631482 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 178999 [patent_doc_number] => 07656710 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-02-02 [patent_title] => 'Adaptive operations for nonvolatile memories' [patent_app_type] => utility [patent_app_number] => 11/182602 [patent_app_country] => US [patent_app_date] => 2005-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 31 [patent_no_of_words] => 21353 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/656/07656710.pdf [firstpage_image] =>[orig_patent_app_number] => 11182602 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5765075 [patent_doc_number] => 20060018159 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-26 [patent_title] => 'Programmable NAND memory' [patent_app_type] => utility [patent_app_number] => 11/183229 [patent_app_country] => US [patent_app_date] => 2005-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7212 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20060018159.pdf [firstpage_image] =>[orig_patent_app_number] => 11183229 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5792376 [patent_doc_number] => 20060013057 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-01-19 [patent_title] => 'Semiconductor memory device including circuit to store access data' [patent_app_type] => utility [patent_app_number] => 11/181144 [patent_app_country] => US [patent_app_date] => 2005-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2124 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20060013057.pdf [firstpage_image] =>[orig_patent_app_number] => 11181144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 644152 [patent_doc_number] => 07123531 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-17 [patent_title] => 'Differential amplifier and bit-line sense amplifier adopting the same' [patent_app_type] => utility [patent_app_number] => 11/144129 [patent_app_country] => US [patent_app_date] => 2005-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 14 [patent_no_of_words] => 6399 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/123/07123531.pdf [firstpage_image] =>[orig_patent_app_number] => 11144129 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5806392 [patent_doc_number] => 20060092745 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-05-04 [patent_title] => 'Semiconductor memory device with internal power supply' [patent_app_type] => utility [patent_app_number] => 11/139608 [patent_app_country] => US [patent_app_date] => 2005-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3785 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0092/20060092745.pdf [firstpage_image] =>[orig_patent_app_number] => 11139608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5660274 [patent_doc_number] => 20060250870 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-09 [patent_title] => 'Semiconductor memory device' [patent_app_type] => utility [patent_app_number] => 11/139444 [patent_app_country] => US [patent_app_date] => 2005-05-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 2675 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0250/20060250870.pdf [firstpage_image] =>[orig_patent_app_number] => 11139444 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5624094 [patent_doc_number] => 20060262599 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-11-23 [patent_title] => 'Area efficient differential EEPROM cell with improved data retention and read/write endurance' [patent_app_type] => utility [patent_app_number] => 11/132088 [patent_app_country] => US [patent_app_date] => 2005-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6156 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0262/20060262599.pdf [firstpage_image] =>[orig_patent_app_number] => 11132088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 543137 [patent_doc_number] => 07180809 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-20 [patent_title] => 'Refresh control circuit of pseudo SRAM' [patent_app_type] => utility [patent_app_number] => 11/126420 [patent_app_country] => US [patent_app_date] => 2005-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 6635 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/180/07180809.pdf [firstpage_image] =>[orig_patent_app_number] => 11126420 [rel_patent_id] =>[rel_patent_doc_number] =>)