| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2501387
[patent_doc_number] => 04868920
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-09-19
[patent_title] => 'MESFET device formed on a semi-insulative substrate'
[patent_app_type] => 1
[patent_app_number] => 7/172443
[patent_app_country] => US
[patent_app_date] => 1988-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 1992
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/868/04868920.pdf
[firstpage_image] =>[orig_patent_app_number] => 172443
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/172443 | MESFET device formed on a semi-insulative substrate | Mar 23, 1988 | Issued |
Array
(
[id] => 2560743
[patent_doc_number] => 04803545
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-02-07
[patent_title] => 'Self-fixturing heat sink'
[patent_app_type] => 1
[patent_app_number] => 7/169549
[patent_app_country] => US
[patent_app_date] => 1988-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 1222
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/803/04803545.pdf
[firstpage_image] =>[orig_patent_app_number] => 169549
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/169549 | Self-fixturing heat sink | Mar 16, 1988 | Issued |
Array
(
[id] => 2639273
[patent_doc_number] => 04937645
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-26
[patent_title] => 'Semiconductor device and a method of manufacturing the same'
[patent_app_type] => 1
[patent_app_number] => 7/169219
[patent_app_country] => US
[patent_app_date] => 1988-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 8870
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 388
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/937/04937645.pdf
[firstpage_image] =>[orig_patent_app_number] => 169219
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/169219 | Semiconductor device and a method of manufacturing the same | Mar 15, 1988 | Issued |
| 07/167146 | NONVOLATILE SEMICONDUCTOR MEMORY DEVICE | Mar 10, 1988 | Abandoned |
Array
(
[id] => 2564605
[patent_doc_number] => 04816893
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-28
[patent_title] => 'Low leakage CMOS/insulator substrate devices and method of forming the same'
[patent_app_type] => 1
[patent_app_number] => 7/166145
[patent_app_country] => US
[patent_app_date] => 1988-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 4925
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/816/04816893.pdf
[firstpage_image] =>[orig_patent_app_number] => 166145
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/166145 | Low leakage CMOS/insulator substrate devices and method of forming the same | Mar 9, 1988 | Issued |
| 07/166564 | SEMICONDUCTOR MEMORY DEVICE | Mar 9, 1988 | Abandoned |
| 07/162822 | EPROM ELEMENT EMPLOYING SELF-ALIGNING PROCESS | Mar 1, 1988 | Abandoned |
| 07/162678 | INTEGRATED STRUCTURE FOR A SIGNAL TRANSFER NETWORK, IN PARTICULAR FOR A PILOT CIRCUIT FOR MOS POWER TRANSISTORS | Feb 29, 1988 | Abandoned |
| 07/156698 | CAPPING LAYER FABRICATION | Feb 16, 1988 | Abandoned |
| 07/156019 | SEMICONDUCTOR DEVICE | Feb 15, 1988 | Abandoned |
| 07/154868 | METHOD FOR FORMING A CONTACT/VIA | Feb 10, 1988 | Abandoned |
Array
(
[id] => 2610237
[patent_doc_number] => 04949156
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-08-14
[patent_title] => 'Semiconductor string connection structure'
[patent_app_type] => 1
[patent_app_number] => 7/154588
[patent_app_country] => US
[patent_app_date] => 1988-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 1716
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/949/04949156.pdf
[firstpage_image] =>[orig_patent_app_number] => 154588
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/154588 | Semiconductor string connection structure | Feb 9, 1988 | Issued |
Array
(
[id] => 2453356
[patent_doc_number] => 04791472
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1988-12-13
[patent_title] => 'Lead frame and semiconductor device using the same'
[patent_app_type] => 1
[patent_app_number] => 7/153942
[patent_app_country] => US
[patent_app_date] => 1988-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3058
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/791/04791472.pdf
[firstpage_image] =>[orig_patent_app_number] => 153942
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/153942 | Lead frame and semiconductor device using the same | Feb 8, 1988 | Issued |
Array
(
[id] => 2554176
[patent_doc_number] => 04811080
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-03-07
[patent_title] => 'Monolithic pin diode and method for its manufacture'
[patent_app_type] => 1
[patent_app_number] => 7/151331
[patent_app_country] => US
[patent_app_date] => 1988-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 2463
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/811/04811080.pdf
[firstpage_image] =>[orig_patent_app_number] => 151331
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/151331 | Monolithic pin diode and method for its manufacture | Feb 1, 1988 | Issued |
Array
(
[id] => 2600959
[patent_doc_number] => 04933742
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-06-12
[patent_title] => 'Metallization contact system for large scale integrated circuits'
[patent_app_type] => 1
[patent_app_number] => 7/151045
[patent_app_country] => US
[patent_app_date] => 1988-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 36
[patent_no_of_words] => 5704
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/933/04933742.pdf
[firstpage_image] =>[orig_patent_app_number] => 151045
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/151045 | Metallization contact system for large scale integrated circuits | Jan 31, 1988 | Issued |
Array
(
[id] => 2586599
[patent_doc_number] => 04974051
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-11-27
[patent_title] => 'MOS transistor with improved radiation hardness'
[patent_app_type] => 1
[patent_app_number] => 7/150799
[patent_app_country] => US
[patent_app_date] => 1988-02-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 17
[patent_no_of_words] => 4792
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 214
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/974/04974051.pdf
[firstpage_image] =>[orig_patent_app_number] => 150799
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/150799 | MOS transistor with improved radiation hardness | Jan 31, 1988 | Issued |
Array
(
[id] => 2480918
[patent_doc_number] => 04879589
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-11-07
[patent_title] => 'Hermetic leadless semiconductor device package'
[patent_app_type] => 1
[patent_app_number] => 7/148017
[patent_app_country] => US
[patent_app_date] => 1988-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 1866
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/879/04879589.pdf
[firstpage_image] =>[orig_patent_app_number] => 148017
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/148017 | Hermetic leadless semiconductor device package | Jan 24, 1988 | Issued |
| 07/145075 | TRIPLE-IMPLANTED DRAIN IN TRANSISTOR MADE BY OXIDE SIDEWALL-SPACER METHOD | Jan 18, 1988 | Abandoned |
Array
(
[id] => 2675390
[patent_doc_number] => 04905068
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1990-02-27
[patent_title] => 'Semiconductor device having interconnection layers of T-shape cross section'
[patent_app_type] => 1
[patent_app_number] => 7/143400
[patent_app_country] => US
[patent_app_date] => 1988-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2619
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/905/04905068.pdf
[firstpage_image] =>[orig_patent_app_number] => 143400
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/143400 | Semiconductor device having interconnection layers of T-shape cross section | Jan 12, 1988 | Issued |
Array
(
[id] => 2482605
[patent_doc_number] => 04872049
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1989-10-03
[patent_title] => 'Encapsulated low-noise ultra-high frequency semiconductor device'
[patent_app_type] => 1
[patent_app_number] => 7/133421
[patent_app_country] => US
[patent_app_date] => 1987-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 9
[patent_no_of_words] => 3428
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/04/872/04872049.pdf
[firstpage_image] =>[orig_patent_app_number] => 133421
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/133421 | Encapsulated low-noise ultra-high frequency semiconductor device | Dec 14, 1987 | Issued |