Kriellion Antionette Sanders

Array ( [id] => 2535027 [patent_doc_number] => 04862233 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-08-29 [patent_title] => 'Integrated circuit device having vertical MOS provided with Zener diode' [patent_app_type] => 1 [patent_app_number] => 7/063116 [patent_app_country] => US [patent_app_date] => 1987-06-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 28 [patent_no_of_words] => 6452 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 211 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/862/04862233.pdf [firstpage_image] =>[orig_patent_app_number] => 063116 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2388795 [patent_doc_number] => 04775878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-10-04 [patent_title] => 'Semiconductor device formed in semi-insulative substrate' [patent_app_type] => 1 [patent_app_number] => 7/060341 [patent_app_country] => US [patent_app_date] => 1987-06-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 1938 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/775/04775878.pdf [firstpage_image] =>[orig_patent_app_number] => 060341 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2425049 [patent_doc_number] => 04748485 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-05-31 [patent_title] => 'Opposed dual-gate hybrid structure for three-dimensional integrated circuits' [patent_app_type] => 1 [patent_app_number] => 7/060935 [patent_app_country] => US [patent_app_date] => 1987-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 5657 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/748/04748485.pdf [firstpage_image] =>[orig_patent_app_number] => 060935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2521521 [patent_doc_number] => 04819037 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-04 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 7/057027 [patent_app_country] => US [patent_app_date] => 1987-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3227 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/819/04819037.pdf [firstpage_image] =>[orig_patent_app_number] => 057027 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2564364 [patent_doc_number] => 04816880 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-28 [patent_title] => 'Junction field effect transistor' [patent_app_type] => 1 [patent_app_number] => 7/055314 [patent_app_country] => US [patent_app_date] => 1987-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2381 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/816/04816880.pdf [firstpage_image] =>[orig_patent_app_number] => 055314 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2496807 [patent_doc_number] => 04829359 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-09 [patent_title] => 'CMOS device having reduced spacing between N and P channel' [patent_app_type] => 1 [patent_app_number] => 7/055558 [patent_app_country] => US [patent_app_date] => 1987-05-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 13 [patent_no_of_words] => 4187 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/829/04829359.pdf [firstpage_image] =>[orig_patent_app_number] => 055558 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2488649 [patent_doc_number] => 04823175 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-04-18 [patent_title] => 'Electrically alterable, nonvolatile floating gate memory device' [patent_app_type] => 1 [patent_app_number] => 7/054712 [patent_app_country] => US [patent_app_date] => 1987-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 22 [patent_no_of_words] => 4140 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 285 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/823/04823175.pdf [firstpage_image] =>[orig_patent_app_number] => 054712 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2558568 [patent_doc_number] => 04807001 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-02-21 [patent_title] => 'Heterojunction field-effect device' [patent_app_type] => 1 [patent_app_number] => 7/052308 [patent_app_country] => US [patent_app_date] => 1987-05-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4313 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/807/04807001.pdf [firstpage_image] =>[orig_patent_app_number] => 052308 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2430251 [patent_doc_number] => 04763177 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-08-09 [patent_title] => 'Read only memory with improved channel length isolation and method of forming' [patent_app_type] => 1 [patent_app_number] => 7/054113 [patent_app_country] => US [patent_app_date] => 1987-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 24 [patent_no_of_words] => 4432 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/763/04763177.pdf [firstpage_image] =>[orig_patent_app_number] => 054113 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2501434 [patent_doc_number] => 04847670 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-07-11 [patent_title] => 'High performance sidewall emitter transistor' [patent_app_type] => 1 [patent_app_number] => 7/048346 [patent_app_country] => US [patent_app_date] => 1987-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 17 [patent_no_of_words] => 4829 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/847/04847670.pdf [firstpage_image] =>[orig_patent_app_number] => 048346 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2569642 [patent_doc_number] => 04835580 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-30 [patent_title] => 'Schottky barrier diode and method' [patent_app_type] => 1 [patent_app_number] => 7/045025 [patent_app_country] => US [patent_app_date] => 1987-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 3629 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/835/04835580.pdf [firstpage_image] =>[orig_patent_app_number] => 045025 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2559246 [patent_doc_number] => 04833517 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-05-23 [patent_title] => 'Theta device with improved base contact' [patent_app_type] => 1 [patent_app_number] => 7/043066 [patent_app_country] => US [patent_app_date] => 1987-04-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 2720 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/833/04833517.pdf [firstpage_image] =>[orig_patent_app_number] => 043066 [rel_patent_id] =>[rel_patent_doc_number] =>)