Kriellion Antionette Sanders

Array ( [id] => 2453941 [patent_doc_number] => 04755867 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-07-05 [patent_title] => 'Vertical Enhancement-mode Group III-V compound MISFETs' [patent_app_type] => 1 [patent_app_number] => 6/896772 [patent_app_country] => US [patent_app_date] => 1986-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2458 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/755/04755867.pdf [firstpage_image] =>[orig_patent_app_number] => 896772 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2561569 [patent_doc_number] => 04814840 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-21 [patent_title] => 'High-density reprogrammable semiconductor memory device' [patent_app_type] => 1 [patent_app_number] => 6/893941 [patent_app_country] => US [patent_app_date] => 1986-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2176 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 245 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/814/04814840.pdf [firstpage_image] =>[orig_patent_app_number] => 893941 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2331565 [patent_doc_number] => 04706100 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-11-10 [patent_title] => 'High temperature hetero-epitaxial pressure sensor' [patent_app_type] => 1 [patent_app_number] => 6/891829 [patent_app_country] => US [patent_app_date] => 1986-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 1029 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/706/04706100.pdf [firstpage_image] =>[orig_patent_app_number] => 891829 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2422952 [patent_doc_number] => 04729000 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-03-01 [patent_title] => 'Low power AlGaAs/GaAs complementary FETs incorporating InGaAs n-channel gates' [patent_app_type] => 1 [patent_app_number] => 6/891831 [patent_app_country] => US [patent_app_date] => 1986-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 4099 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 268 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/729/04729000.pdf [firstpage_image] =>[orig_patent_app_number] => 891831 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2421284 [patent_doc_number] => 04736236 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-04-05 [patent_title] => 'Tape bonding material and structure for electronic circuit fabrication' [patent_app_type] => 1 [patent_app_number] => 6/889564 [patent_app_country] => US [patent_app_date] => 1986-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 5762 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/736/04736236.pdf [firstpage_image] =>[orig_patent_app_number] => 889564 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2315383 [patent_doc_number] => 04675718 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-06-23 [patent_title] => 'Diode-containing connector' [patent_app_type] => 1 [patent_app_number] => 6/871919 [patent_app_country] => US [patent_app_date] => 1986-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 1548 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/675/04675718.pdf [firstpage_image] =>[orig_patent_app_number] => 871919 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2320524 [patent_doc_number] => 04716446 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-12-29 [patent_title] => 'Insulated dual gate field effect transistor' [patent_app_type] => 1 [patent_app_number] => 6/872630 [patent_app_country] => US [patent_app_date] => 1986-06-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 11 [patent_no_of_words] => 4505 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 298 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/716/04716446.pdf [firstpage_image] =>[orig_patent_app_number] => 872630 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2323071 [patent_doc_number] => 04689648 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-08-25 [patent_title] => 'Magnetically sensitive metal semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 6/868900 [patent_app_country] => US [patent_app_date] => 1986-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4388 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/689/04689648.pdf [firstpage_image] =>[orig_patent_app_number] => 868900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2323185 [patent_doc_number] => 04689656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1987-08-25 [patent_title] => 'Method for forming a void free isolation pattern and resulting structure' [patent_app_type] => 1 [patent_app_number] => 6/868180 [patent_app_country] => US [patent_app_date] => 1986-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 4307 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/689/04689656.pdf [firstpage_image] =>[orig_patent_app_number] => 868180 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2418871 [patent_doc_number] => 04725876 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1988-02-16 [patent_title] => 'Semiconductor device having at least two resistors with high resistance values' [patent_app_type] => 1 [patent_app_number] => 6/867422 [patent_app_country] => US [patent_app_date] => 1986-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 19 [patent_no_of_words] => 9810 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/725/04725876.pdf [firstpage_image] =>[orig_patent_app_number] => 867422 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2554033 [patent_doc_number] => 04811072 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-03-07 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 6/863262 [patent_app_country] => US [patent_app_date] => 1986-05-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 4012 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 161 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/811/04811072.pdf [firstpage_image] =>[orig_patent_app_number] => 863262 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2515028 [patent_doc_number] => 04796081 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1989-01-03 [patent_title] => 'Low resistance metal contact for silicon devices' [patent_app_type] => 1 [patent_app_number] => 6/858994 [patent_app_country] => US [patent_app_date] => 1986-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 2466 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/04/796/04796081.pdf [firstpage_image] =>[orig_patent_app_number] => 858994 [rel_patent_id] =>[rel_patent_doc_number] =>)