Kriellion Antionette Sanders

Array ( [id] => 4086957 [patent_doc_number] => 06054751 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Semiconductor integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/932623 [patent_app_country] => US [patent_app_date] => 1997-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4072 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/054/06054751.pdf [firstpage_image] =>[orig_patent_app_number] => 932623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3938955 [patent_doc_number] => 05939761 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-08-17 [patent_title] => 'Method of forming a field effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/929693 [patent_app_country] => US [patent_app_date] => 1997-09-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 2059 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 386 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/939/05939761.pdf [firstpage_image] =>[orig_patent_app_number] => 929693 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3801929 [patent_doc_number] => 05828106 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-27 [patent_title] => 'ESD tolerated SOI device' [patent_app_type] => 1 [patent_app_number] => 8/915140 [patent_app_country] => US [patent_app_date] => 1997-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 16 [patent_no_of_words] => 4254 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/828/05828106.pdf [firstpage_image] =>[orig_patent_app_number] => 915140 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4031903 [patent_doc_number] => 05903054 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-05-11 [patent_title] => 'Integrated circuit with improved pre-metal planarization' [patent_app_type] => 1 [patent_app_number] => 8/915195 [patent_app_country] => US [patent_app_date] => 1997-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2475 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/903/05903054.pdf [firstpage_image] =>[orig_patent_app_number] => 915195 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3892046 [patent_doc_number] => 05894145 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-04-13 [patent_title] => 'Multiple substrate bias random access memory device' [patent_app_type] => 1 [patent_app_number] => 8/909904 [patent_app_country] => US [patent_app_date] => 1997-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 2 [patent_no_of_words] => 1182 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 139 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/894/05894145.pdf [firstpage_image] =>[orig_patent_app_number] => 909904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4086675 [patent_doc_number] => 06054733 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-25 [patent_title] => 'Method for fabricating a flash EEPROM' [patent_app_type] => 1 [patent_app_number] => 8/909713 [patent_app_country] => US [patent_app_date] => 1997-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 3345 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/054/06054733.pdf [firstpage_image] =>[orig_patent_app_number] => 909713 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4222921 [patent_doc_number] => 06087708 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Semiconductor integrated circuit device and a method of producing the same' [patent_app_type] => 1 [patent_app_number] => 8/907477 [patent_app_country] => US [patent_app_date] => 1997-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 53 [patent_no_of_words] => 9860 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 9 [patent_words_short_claim] => 220 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/087/06087708.pdf [firstpage_image] =>[orig_patent_app_number] => 907477 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4119808 [patent_doc_number] => 06046473 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-04-04 [patent_title] => 'Structure and process for reducing the on-resistance of MOS-gated power devices' [patent_app_type] => 1 [patent_app_number] => 8/905754 [patent_app_country] => US [patent_app_date] => 1997-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 21 [patent_no_of_words] => 5287 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 292 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/046/06046473.pdf [firstpage_image] =>[orig_patent_app_number] => 905754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4016910 [patent_doc_number] => 05962884 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-05 [patent_title] => 'Single transistor ferroelectric memory cell with asymmetrical ferroelectric polarization and method of making the same' [patent_app_type] => 1 [patent_app_number] => 8/905380 [patent_app_country] => US [patent_app_date] => 1997-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 9 [patent_no_of_words] => 3281 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 257 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/962/05962884.pdf [firstpage_image] =>[orig_patent_app_number] => 905380 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944767 [patent_doc_number] => 05973401 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'Semiconductor device enabling temperature control in the chip thereof' [patent_app_type] => 1 [patent_app_number] => 8/892203 [patent_app_country] => US [patent_app_date] => 1997-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 27 [patent_no_of_words] => 8033 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/973/05973401.pdf [firstpage_image] =>[orig_patent_app_number] => 892203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4209949 [patent_doc_number] => 06078082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Field-effect transistor having multi-part channel' [patent_app_type] => 1 [patent_app_number] => 8/893628 [patent_app_country] => US [patent_app_date] => 1997-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 47 [patent_no_of_words] => 11697 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 250 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078082.pdf [firstpage_image] =>[orig_patent_app_number] => 893628 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3972297 [patent_doc_number] => 05886373 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Field effect transistor' [patent_app_type] => 1 [patent_app_number] => 8/890517 [patent_app_country] => US [patent_app_date] => 1997-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 50 [patent_no_of_words] => 9644 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 118 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/886/05886373.pdf [firstpage_image] =>[orig_patent_app_number] => 890517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4123355 [patent_doc_number] => 06072209 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-06 [patent_title] => 'Four F.sup.2 folded bit line DRAM cell structure having buried bit and word lines' [patent_app_type] => 1 [patent_app_number] => 8/889463 [patent_app_country] => US [patent_app_date] => 1997-07-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 22 [patent_no_of_words] => 5524 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 181 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/072/06072209.pdf [firstpage_image] =>[orig_patent_app_number] => 889463 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3972158 [patent_doc_number] => 05886364 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-23 [patent_title] => 'Semiconductor device and process for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/888295 [patent_app_country] => US [patent_app_date] => 1997-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 15 [patent_no_of_words] => 3694 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/886/05886364.pdf [firstpage_image] =>[orig_patent_app_number] => 888295 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4254623 [patent_doc_number] => 06222238 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-24 [patent_title] => 'Low voltage CMOS process and device with individually adjustable LDD spacers' [patent_app_type] => 1 [patent_app_number] => 8/887459 [patent_app_country] => US [patent_app_date] => 1997-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 4328 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/222/06222238.pdf [firstpage_image] =>[orig_patent_app_number] => 887459 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4301282 [patent_doc_number] => 06198138 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Analogue misfet with threshold voltage adjuster' [patent_app_type] => 1 [patent_app_number] => 8/885286 [patent_app_country] => US [patent_app_date] => 1997-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 27 [patent_no_of_words] => 13906 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198138.pdf [firstpage_image] =>[orig_patent_app_number] => 885286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4179737 [patent_doc_number] => 06084273 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Analogue misfet with threshold voltage adjuster' [patent_app_type] => 1 [patent_app_number] => 8/885651 [patent_app_country] => US [patent_app_date] => 1997-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 27 [patent_no_of_words] => 13906 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/084/06084273.pdf [firstpage_image] =>[orig_patent_app_number] => 885651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4101438 [patent_doc_number] => 06097052 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-01 [patent_title] => 'Semiconductor device and a method of manufacturing thereof' [patent_app_type] => 1 [patent_app_number] => 8/882300 [patent_app_country] => US [patent_app_date] => 1997-06-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 116 [patent_figures_cnt] => 214 [patent_no_of_words] => 30380 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 191 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/097/06097052.pdf [firstpage_image] =>[orig_patent_app_number] => 882300 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4366295 [patent_doc_number] => 06255704 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/881697 [patent_app_country] => US [patent_app_date] => 1997-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 54 [patent_figures_cnt] => 132 [patent_no_of_words] => 33092 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 182 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255704.pdf [firstpage_image] =>[orig_patent_app_number] => 881697 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413733 [patent_doc_number] => 06300664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-09 [patent_title] => 'Semiconductor device and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 8/880508 [patent_app_country] => US [patent_app_date] => 1997-06-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 76 [patent_figures_cnt] => 178 [patent_no_of_words] => 26514 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/300/06300664.pdf [firstpage_image] =>[orig_patent_app_number] => 880508 [rel_patent_id] =>[rel_patent_doc_number] =>)