| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 13638981
[patent_doc_number] => 09846449
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-19
[patent_title] => System and method for monitoring bus transactions within a programmable integrated circuit by selectively inserting detector circuit at user specified insertion point corresponding to a bus interconnect
[patent_app_type] => utility
[patent_app_number] => 14/322411
[patent_app_country] => US
[patent_app_date] => 2014-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 13613
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14322411
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/322411 | System and method for monitoring bus transactions within a programmable integrated circuit by selectively inserting detector circuit at user specified insertion point corresponding to a bus interconnect | Jul 1, 2014 | Issued |
Array
(
[id] => 10658152
[patent_doc_number] => 20160004296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-01-07
[patent_title] => 'AUTONOMOUS C-STATE ALGORITHM AND COMPUTATIONAL ENGINE ALIGNMENT FOR IMPROVED PROCESSOR POWER EFFICIENCY'
[patent_app_type] => utility
[patent_app_number] => 14/322185
[patent_app_country] => US
[patent_app_date] => 2014-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7215
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14322185
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/322185 | Autonomous C-state algorithm and computational engine alignment for improved processor power efficiency | Jul 1, 2014 | Issued |
Array
(
[id] => 12101325
[patent_doc_number] => 09858421
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-02
[patent_title] => 'Systems and methods for detecting hardware tampering of information handling system hardware'
[patent_app_type] => utility
[patent_app_number] => 14/322041
[patent_app_country] => US
[patent_app_date] => 2014-07-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4212
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14322041
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/322041 | Systems and methods for detecting hardware tampering of information handling system hardware | Jul 1, 2014 | Issued |
Array
(
[id] => 15700165
[patent_doc_number] => 10606255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Plant monitor and control system
[patent_app_type] => utility
[patent_app_number] => 15/111521
[patent_app_country] => US
[patent_app_date] => 2014-03-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 5715
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 278
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15111521
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/111521 | Plant monitor and control system | Mar 24, 2014 | Issued |
Array
(
[id] => 9820926
[patent_doc_number] => 08930728
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-01-06
[patent_title] => 'System and method for selecting a power management configuration in a multi-core environment to balance current load demand and required power consumption'
[patent_app_type] => utility
[patent_app_number] => 14/212085
[patent_app_country] => US
[patent_app_date] => 2014-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5691
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 404
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14212085
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/212085 | System and method for selecting a power management configuration in a multi-core environment to balance current load demand and required power consumption | Mar 13, 2014 | Issued |
Array
(
[id] => 9745891
[patent_doc_number] => 20140281609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'DETERMINING PARAMETERS THAT AFFECT PROCESSOR ENERGY EFFICIENCY'
[patent_app_type] => utility
[patent_app_number] => 14/207859
[patent_app_country] => US
[patent_app_date] => 2014-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8579
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14207859
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/207859 | Determining parameters that affect processor energy efficiency | Mar 12, 2014 | Issued |
Array
(
[id] => 12494466
[patent_doc_number] => 09996105
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-12
[patent_title] => High precision event timing in network devices
[patent_app_type] => utility
[patent_app_number] => 14/208856
[patent_app_country] => US
[patent_app_date] => 2014-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4311
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14208856
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/208856 | High precision event timing in network devices | Mar 12, 2014 | Issued |
Array
(
[id] => 11846396
[patent_doc_number] => 09733950
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-08-15
[patent_title] => 'Boot sequencing for multi boot devices'
[patent_app_type] => utility
[patent_app_number] => 14/209068
[patent_app_country] => US
[patent_app_date] => 2014-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 5835
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 261
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14209068
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/209068 | Boot sequencing for multi boot devices | Mar 12, 2014 | Issued |
Array
(
[id] => 12494532
[patent_doc_number] => 09996127
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-12
[patent_title] => Method and apparatus for proactive throttling for improved power transitions in a processor core
[patent_app_type] => utility
[patent_app_number] => 14/207074
[patent_app_country] => US
[patent_app_date] => 2014-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 14
[patent_no_of_words] => 7819
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14207074
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/207074 | Method and apparatus for proactive throttling for improved power transitions in a processor core | Mar 11, 2014 | Issued |
Array
(
[id] => 9745877
[patent_doc_number] => 20140281596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-09-18
[patent_title] => 'FREQUENCY ADJUSTMENT SYSTEM AND METHOD'
[patent_app_type] => utility
[patent_app_number] => 14/207415
[patent_app_country] => US
[patent_app_date] => 2014-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1137
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14207415
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/207415 | FREQUENCY ADJUSTMENT SYSTEM AND METHOD | Mar 11, 2014 | Abandoned |
Array
(
[id] => 9914652
[patent_doc_number] => 20150069856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-03-12
[patent_title] => 'ELECTRONIC DEVICE MODULE, ELECTRONIC DEVICE THEREOF, PROTECTION ELEMENT THEREOF AND METHOD OF RAISING WORKING FREQUENCY THEREOF'
[patent_app_type] => utility
[patent_app_number] => 14/188780
[patent_app_country] => US
[patent_app_date] => 2014-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1823
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14188780
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/188780 | ELECTRONIC DEVICE MODULE, ELECTRONIC DEVICE THEREOF, PROTECTION ELEMENT THEREOF AND METHOD OF RAISING WORKING FREQUENCY THEREOF | Feb 24, 2014 | Abandoned |
Array
(
[id] => 10221656
[patent_doc_number] => 20150106649
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-16
[patent_title] => 'DYNAMIC SCALING OF MEMORY AND BUS FREQUENCIES'
[patent_app_type] => utility
[patent_app_number] => 14/176268
[patent_app_country] => US
[patent_app_date] => 2014-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6315
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14176268
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/176268 | DYNAMIC SCALING OF MEMORY AND BUS FREQUENCIES | Feb 9, 2014 | Abandoned |
Array
(
[id] => 11232412
[patent_doc_number] => 09459638
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-10-04
[patent_title] => 'Internal voltage generation circuit for adjusting internal voltage signal based on received bulk voltage signal, an upper limit reference voltage signal, and a lower limit reference voltage signal'
[patent_app_type] => utility
[patent_app_number] => 14/175505
[patent_app_country] => US
[patent_app_date] => 2014-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4647
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 337
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14175505
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/175505 | Internal voltage generation circuit for adjusting internal voltage signal based on received bulk voltage signal, an upper limit reference voltage signal, and a lower limit reference voltage signal | Feb 6, 2014 | Issued |
Array
(
[id] => 9658717
[patent_doc_number] => 20140229722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-08-14
[patent_title] => 'SYSTEMS AND METHODS FOR CALIBRATING THE ELEMENTS OF A QUANTUM PROCESSOR'
[patent_app_type] => utility
[patent_app_number] => 14/175722
[patent_app_country] => US
[patent_app_date] => 2014-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 11532
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14175722
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/175722 | SYSTEMS AND METHODS FOR CALIBRATING THE ELEMENTS OF A QUANTUM PROCESSOR | Feb 6, 2014 | Abandoned |
Array
(
[id] => 10221650
[patent_doc_number] => 20150106643
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-04-16
[patent_title] => 'DETECTING CIRCUIT AND CONFIGURATION STATUS DETECTING METHOD OF REAL-TIME CLOCK BATTERY AND ELECTRONIC APPARATUS USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/174852
[patent_app_country] => US
[patent_app_date] => 2014-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6197
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14174852
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/174852 | Detecting circuit and configuration status detecting method of real-time clock battery and electronic apparatus using the same | Feb 6, 2014 | Issued |
Array
(
[id] => 11579578
[patent_doc_number] => 09634853
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-04-25
[patent_title] => 'Smart power management apparatus and method leveraging monitoring status of manual switch'
[patent_app_type] => utility
[patent_app_number] => 14/174826
[patent_app_country] => US
[patent_app_date] => 2014-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 20775
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 494
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14174826
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/174826 | Smart power management apparatus and method leveraging monitoring status of manual switch | Feb 5, 2014 | Issued |
Array
(
[id] => 9794984
[patent_doc_number] => 20150006927
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'INFORMATION PROCESSING APPARATUS, INFORMATION PROCESSING METHOD AND NON-TRANSITORY COMPUTER READABLE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 14/106127
[patent_app_country] => US
[patent_app_date] => 2013-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9802
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14106127
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/106127 | System and method for performing power state transitions by utilizing a group of sensors each with a corresponding sensing distance to sense presence of a person | Dec 12, 2013 | Issued |
Array
(
[id] => 9410171
[patent_doc_number] => 20140101423
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-04-10
[patent_title] => 'PROCESSING DEVICE AND MANAGEMENT BOARD'
[patent_app_type] => utility
[patent_app_number] => 14/105824
[patent_app_country] => US
[patent_app_date] => 2013-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 16688
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14105824
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/105824 | Processing apparatus capable to determine a storage medium that contains correct data for management board by comparing casing serial numbers each stored in casing memory, portable memory, and flash memory | Dec 12, 2013 | Issued |
Array
(
[id] => 10284036
[patent_doc_number] => 20150169033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-06-18
[patent_title] => 'SYSTEMS AND METHODS FOR POWER MANAGEMENT IN STACKABLE SWITCH'
[patent_app_type] => utility
[patent_app_number] => 14/105240
[patent_app_country] => US
[patent_app_date] => 2013-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6219
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14105240
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/105240 | SYSTEMS AND METHODS FOR POWER MANAGEMENT IN STACKABLE SWITCH | Dec 12, 2013 | Abandoned |
Array
(
[id] => 9548667
[patent_doc_number] => 20140173315
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'INFORMATION PROCESSING APPARATUS OPERABLE IN POWER SAVING MODE AND METHOD FOR CONTROLLING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 14/105039
[patent_app_country] => US
[patent_app_date] => 2013-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6874
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14105039
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/105039 | Information processing apparatus operable in power saving mode and method for controlling the same | Dec 11, 2013 | Issued |