| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 8978984
[patent_doc_number] => 20130212414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-15
[patent_title] => 'REDUCING PERFORMANCE DEGRADATION IN BACKUP SEMICONDUCTOR CHIPS'
[patent_app_type] => utility
[patent_app_number] => 13/396345
[patent_app_country] => US
[patent_app_date] => 2012-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9318
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13396345
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/396345 | Reducing performance degradation in backup semiconductor chips | Feb 13, 2012 | Issued |
Array
(
[id] => 10085130
[patent_doc_number] => 09122478
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-01
[patent_title] => 'Power supply and associated methodology of sequential shutdown an information processing system by utilizing a virtualization management function of the power supply'
[patent_app_type] => utility
[patent_app_number] => 13/396063
[patent_app_country] => US
[patent_app_date] => 2012-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 8885
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13396063
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/396063 | Power supply and associated methodology of sequential shutdown an information processing system by utilizing a virtualization management function of the power supply | Feb 13, 2012 | Issued |
Array
(
[id] => 11769178
[patent_doc_number] => 09377838
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-06-28
[patent_title] => 'Data processing apparatus and power saving control method when transiting to a power saving state'
[patent_app_type] => utility
[patent_app_number] => 13/368974
[patent_app_country] => US
[patent_app_date] => 2012-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3381
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13368974
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/368974 | Data processing apparatus and power saving control method when transiting to a power saving state | Feb 7, 2012 | Issued |
Array
(
[id] => 9891598
[patent_doc_number] => 08977873
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-10
[patent_title] => 'Information processing apparatus and control method for selecting operation mode based on a processing load and significance level of received data to operate a transmitter with a proper performance margin'
[patent_app_type] => utility
[patent_app_number] => 13/366943
[patent_app_country] => US
[patent_app_date] => 2012-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 19062
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 308
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13366943
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/366943 | Information processing apparatus and control method for selecting operation mode based on a processing load and significance level of received data to operate a transmitter with a proper performance margin | Feb 5, 2012 | Issued |
Array
(
[id] => 9961289
[patent_doc_number] => 09009513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-14
[patent_title] => 'Multiprocessor for providing timers associated with each of processor cores to determine the necessity to change operating frequency and voltage for per core upon the expiration of corresponding timer'
[patent_app_type] => utility
[patent_app_number] => 13/362734
[patent_app_country] => US
[patent_app_date] => 2012-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4549
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13362734
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/362734 | Multiprocessor for providing timers associated with each of processor cores to determine the necessity to change operating frequency and voltage for per core upon the expiration of corresponding timer | Jan 30, 2012 | Issued |
Array
(
[id] => 8325847
[patent_doc_number] => 20120198256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-02
[patent_title] => 'Method for Setting the Clock Frequency of a Microprocessor of an Industrial Automation Component, and Automation Component Having a Microprocessor with a Variable Clock Frequency'
[patent_app_type] => utility
[patent_app_number] => 13/362313
[patent_app_country] => US
[patent_app_date] => 2012-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3399
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13362313
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/362313 | Method for Setting the Clock Frequency of a Microprocessor of an Industrial Automation Component, and Automation Component Having a Microprocessor with a Variable Clock Frequency | Jan 30, 2012 | Abandoned |
Array
(
[id] => 10099134
[patent_doc_number] => 09135447
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-09-15
[patent_title] => 'Systems and methods for deploying a pre-boot environment to enable an address offset mode after execution of system bios for booting a operating system in a protected area'
[patent_app_type] => utility
[patent_app_number] => 13/361777
[patent_app_country] => US
[patent_app_date] => 2012-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7598
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13361777
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/361777 | Systems and methods for deploying a pre-boot environment to enable an address offset mode after execution of system bios for booting a operating system in a protected area | Jan 29, 2012 | Issued |
Array
(
[id] => 8349186
[patent_doc_number] => 20120210110
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-16
[patent_title] => 'DEVICE, PROGRAM MANAGEMENT METHOD, AND STORAGE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 13/361237
[patent_app_country] => US
[patent_app_date] => 2012-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6173
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13361237
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/361237 | Program management method for performing start-up process for programs during start-up of device based on the previous start-up status to prevent occurrence of an out of memory condition | Jan 29, 2012 | Issued |
Array
(
[id] => 8222952
[patent_doc_number] => 20120137152
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'REDUCTION OF POWER CONSUMPTION FOR DATA ERROR ANALYSIS'
[patent_app_type] => utility
[patent_app_number] => 13/313669
[patent_app_country] => US
[patent_app_date] => 2011-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4899
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13313669
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/313669 | REDUCTION OF POWER CONSUMPTION FOR DATA ERROR ANALYSIS | Dec 6, 2011 | Abandoned |
Array
(
[id] => 8855467
[patent_doc_number] => 20130145142
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'COMPUTER DEVICE SEPARABLE INTO MULTIPLE SUB-COMPUTERS'
[patent_app_type] => utility
[patent_app_number] => 13/310225
[patent_app_country] => US
[patent_app_date] => 2011-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6182
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13310225
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/310225 | Computer device separable into multiple sub-computers | Dec 1, 2011 | Issued |
Array
(
[id] => 8855506
[patent_doc_number] => 20130145181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'System and Method for Long Range Power Over Ethernet Using Integrated Boost Repeaters'
[patent_app_type] => utility
[patent_app_number] => 13/310679
[patent_app_country] => US
[patent_app_date] => 2011-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2242
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13310679
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/310679 | System and Method for Long Range Power Over Ethernet Using Integrated Boost Repeaters | Dec 1, 2011 | Abandoned |
Array
(
[id] => 10834728
[patent_doc_number] => 08862921
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-10-14
[patent_title] => 'Apparatus for remote wake-up during dedicated charging mode'
[patent_app_type] => utility
[patent_app_number] => 13/310699
[patent_app_country] => US
[patent_app_date] => 2011-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 3007
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13310699
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/310699 | Apparatus for remote wake-up during dedicated charging mode | Dec 1, 2011 | Issued |
Array
(
[id] => 8855505
[patent_doc_number] => 20130145180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-06
[patent_title] => 'METHOD OF POWER CALCULATION FOR PERFORMANCE OPTIMIZATION'
[patent_app_type] => utility
[patent_app_number] => 13/310231
[patent_app_country] => US
[patent_app_date] => 2011-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6497
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13310231
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/310231 | System and method for determining a power estimate for an I/O controller based on monitored activity levels and adjusting power limit of processing units by comparing the power estimate with an assigned power limit for the I/O controller | Dec 1, 2011 | Issued |
Array
(
[id] => 9023503
[patent_doc_number] => 08533501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-10
[patent_title] => 'Information processing apparatus and control method of information processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/298804
[patent_app_country] => US
[patent_app_date] => 2011-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 14744
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13298804
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/298804 | Information processing apparatus and control method of information processing apparatus | Nov 16, 2011 | Issued |
Array
(
[id] => 7785831
[patent_doc_number] => 20120047387
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-23
[patent_title] => 'Cache control device and cache control method'
[patent_app_type] => utility
[patent_app_number] => 13/373048
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6460
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20120047387.pdf
[firstpage_image] =>[orig_patent_app_number] => 13373048
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/373048 | Cache control device and cache control method | Nov 2, 2011 | Abandoned |
Array
(
[id] => 8162849
[patent_doc_number] => 20120102491
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-26
[patent_title] => 'VIRTUAL FUNCTION BOOT IN SINGLE-ROOT AND MULTI-ROOT I/O VIRTUALIZATION ENVIRONMENTS'
[patent_app_type] => utility
[patent_app_number] => 13/267646
[patent_app_country] => US
[patent_app_date] => 2011-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8478
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0102/20120102491.pdf
[firstpage_image] =>[orig_patent_app_number] => 13267646
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/267646 | Virtual function boot in multi-root I/O virtualization environments to enable multiple servers to share virtual functions of a storage adapter through a MR-IOV switch | Oct 5, 2011 | Issued |
Array
(
[id] => 8757040
[patent_doc_number] => 20130091345
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-11
[patent_title] => 'AUTHENTICATION OF COMPUTER SYSTEM BOOT INSTRUCTIONS'
[patent_app_type] => utility
[patent_app_number] => 13/267795
[patent_app_country] => US
[patent_app_date] => 2011-10-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6834
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13267795
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/267795 | System and method for authenticating computer system boot instructions during booting by using a public key associated with a processor and a monitoring device | Oct 5, 2011 | Issued |
Array
(
[id] => 9486545
[patent_doc_number] => 08732507
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-20
[patent_title] => 'Circuit and method for an uninterruptible power supply of electronic devices has a changeover switch to supply power from different power sources according to various predefined power drop conditions'
[patent_app_type] => utility
[patent_app_number] => 13/253357
[patent_app_country] => US
[patent_app_date] => 2011-10-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 7739
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13253357
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/253357 | Circuit and method for an uninterruptible power supply of electronic devices has a changeover switch to supply power from different power sources according to various predefined power drop conditions | Oct 4, 2011 | Issued |
Array
(
[id] => 9665823
[patent_doc_number] => 08812831
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-19
[patent_title] => 'Fan control method and apparatus for adjusting initial fan speed based on a discreteness level of installed devices and calibrating fan speed according to threshold power and adjusted initial speed'
[patent_app_type] => utility
[patent_app_number] => 13/250360
[patent_app_country] => US
[patent_app_date] => 2011-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 7535
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 350
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13250360
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/250360 | Fan control method and apparatus for adjusting initial fan speed based on a discreteness level of installed devices and calibrating fan speed according to threshold power and adjusted initial speed | Sep 29, 2011 | Issued |
Array
(
[id] => 8746654
[patent_doc_number] => 20130086371
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-04-04
[patent_title] => 'METHOD FOR DEVICE-LESS OPTION-ROM BIOS LOAD AND EXECUTION'
[patent_app_type] => utility
[patent_app_number] => 13/251025
[patent_app_country] => US
[patent_app_date] => 2011-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4459
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13251025
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/251025 | METHOD FOR DEVICE-LESS OPTION-ROM BIOS LOAD AND EXECUTION | Sep 29, 2011 | Abandoned |