Application number | Title of the application | Filing Date | Status |
---|
08/510717 | METHOD FOR REDUCED PITCH LITHOGRAPHY | Aug 2, 1995 | Abandoned |
Array
(
[id] => 3846618
[patent_doc_number] => 05766824
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-16
[patent_title] => 'Method and apparatus for curing photoresist'
[patent_app_type] => 1
[patent_app_number] => 8/508028
[patent_app_country] => US
[patent_app_date] => 1995-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 17
[patent_no_of_words] => 6335
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/766/05766824.pdf
[firstpage_image] =>[orig_patent_app_number] => 508028
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/508028 | Method and apparatus for curing photoresist | Jul 26, 1995 | Issued |
Array
(
[id] => 3625329
[patent_doc_number] => 05686224
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-11-11
[patent_title] => 'Ink jet print head having channel structures integrally formed therein'
[patent_app_type] => 1
[patent_app_number] => 8/504202
[patent_app_country] => US
[patent_app_date] => 1995-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 10
[patent_no_of_words] => 4963
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 309
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/686/05686224.pdf
[firstpage_image] =>[orig_patent_app_number] => 504202
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/504202 | Ink jet print head having channel structures integrally formed therein | Jul 18, 1995 | Issued |
Array
(
[id] => 3767299
[patent_doc_number] => 05733710
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-31
[patent_title] => 'Method for manufacturing a master die for a diffusion plate and diffusion plate manufactured by said method'
[patent_app_type] => 1
[patent_app_number] => 8/498653
[patent_app_country] => US
[patent_app_date] => 1995-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 106
[patent_figures_cnt] => 114
[patent_no_of_words] => 9983
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/733/05733710.pdf
[firstpage_image] =>[orig_patent_app_number] => 498653
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/498653 | Method for manufacturing a master die for a diffusion plate and diffusion plate manufactured by said method | Jul 2, 1995 | Issued |
Array
(
[id] => 3531651
[patent_doc_number] => 05556726
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-09-17
[patent_title] => 'Photolithographic dose determination by diffraction of latent image grating'
[patent_app_type] => 1
[patent_app_number] => 8/514466
[patent_app_country] => US
[patent_app_date] => 1995-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2173
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/556/05556726.pdf
[firstpage_image] =>[orig_patent_app_number] => 514466
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/514466 | Photolithographic dose determination by diffraction of latent image grating | Jun 28, 1995 | Issued |
Array
(
[id] => 3492438
[patent_doc_number] => 05508144
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-04-16
[patent_title] => 'Process for fabricating a device'
[patent_app_type] => 1
[patent_app_number] => 8/492875
[patent_app_country] => US
[patent_app_date] => 1995-06-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5343
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/508/05508144.pdf
[firstpage_image] =>[orig_patent_app_number] => 492875
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/492875 | Process for fabricating a device | Jun 19, 1995 | Issued |
Array
(
[id] => 3721765
[patent_doc_number] => 05672464
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-30
[patent_title] => 'Method and apparatus for patterning an imaging member'
[patent_app_type] => 1
[patent_app_number] => 8/478159
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 5
[patent_no_of_words] => 1778
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/672/05672464.pdf
[firstpage_image] =>[orig_patent_app_number] => 478159
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/478159 | Method and apparatus for patterning an imaging member | Jun 6, 1995 | Issued |
Array
(
[id] => 3737258
[patent_doc_number] => 05753416
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-05-19
[patent_title] => 'Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process'
[patent_app_type] => 1
[patent_app_number] => 8/478023
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 67
[patent_figures_cnt] => 177
[patent_no_of_words] => 29633
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 248
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/753/05753416.pdf
[firstpage_image] =>[orig_patent_app_number] => 478023
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/478023 | Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process | Jun 6, 1995 | Issued |
Array
(
[id] => 3661897
[patent_doc_number] => 05667941
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-09-16
[patent_title] => 'Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process'
[patent_app_type] => 1
[patent_app_number] => 8/483983
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 67
[patent_figures_cnt] => 177
[patent_no_of_words] => 29621
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 380
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/667/05667941.pdf
[firstpage_image] =>[orig_patent_app_number] => 483983
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/483983 | Process for fabricating semiconductor integrated circuit device, and exposing system and mask inspecting method to be used in the process | Jun 6, 1995 | Issued |
Array
(
[id] => 3645660
[patent_doc_number] => 05629137
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-05-13
[patent_title] => 'Method of repairing an integrated circuit structure'
[patent_app_type] => 1
[patent_app_number] => 8/486526
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 85
[patent_no_of_words] => 17745
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/629/05629137.pdf
[firstpage_image] =>[orig_patent_app_number] => 486526
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/486526 | Method of repairing an integrated circuit structure | Jun 6, 1995 | Issued |
Array
(
[id] => 3790254
[patent_doc_number] => 05725995
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-03-10
[patent_title] => 'Method of repairing defective traces in an integrated circuit structure'
[patent_app_type] => 1
[patent_app_number] => 8/486521
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 85
[patent_no_of_words] => 17757
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/725/05725995.pdf
[firstpage_image] =>[orig_patent_app_number] => 486521
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/486521 | Method of repairing defective traces in an integrated circuit structure | Jun 6, 1995 | Issued |
Array
(
[id] => 3766035
[patent_doc_number] => 05773195
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1998-06-30
[patent_title] => 'Cap providing flat surface for DCA and solder ball attach and for sealing plated through holes, multi-layer electronic structures including the cap, and a process of forming the cap and for forming multi-layer electronic structures including the cap'
[patent_app_type] => 1
[patent_app_number] => 8/480300
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 4294
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 442
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/773/05773195.pdf
[firstpage_image] =>[orig_patent_app_number] => 480300
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/480300 | Cap providing flat surface for DCA and solder ball attach and for sealing plated through holes, multi-layer electronic structures including the cap, and a process of forming the cap and for forming multi-layer electronic structures including the cap | Jun 6, 1995 | Issued |
Array
(
[id] => 3703842
[patent_doc_number] => 05654127
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-08-05
[patent_title] => 'Method of making a tester surface with high density probe points'
[patent_app_type] => 1
[patent_app_number] => 8/483248
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 85
[patent_no_of_words] => 17752
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 189
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/654/05654127.pdf
[firstpage_image] =>[orig_patent_app_number] => 483248
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/483248 | Method of making a tester surface with high density probe points | Jun 6, 1995 | Issued |
Array
(
[id] => 3620973
[patent_doc_number] => 05601966
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-02-11
[patent_title] => 'Methods for fabricating flat panel display systems and components'
[patent_app_type] => 1
[patent_app_number] => 8/475167
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 45
[patent_no_of_words] => 6703
[patent_no_of_claims] => 38
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/601/05601966.pdf
[firstpage_image] =>[orig_patent_app_number] => 475167
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/475167 | Methods for fabricating flat panel display systems and components | Jun 6, 1995 | Issued |
Array
(
[id] => 3618610
[patent_doc_number] => 05614353
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-03-25
[patent_title] => 'Methods for fabricating flat panel display systems and components'
[patent_app_type] => 1
[patent_app_number] => 8/485954
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 45
[patent_no_of_words] => 6706
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/614/05614353.pdf
[firstpage_image] =>[orig_patent_app_number] => 485954
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/485954 | Methods for fabricating flat panel display systems and components | Jun 6, 1995 | Issued |
Array
(
[id] => 3726864
[patent_doc_number] => 05652083
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1997-07-29
[patent_title] => 'Methods for fabricating flat panel display systems and components'
[patent_app_type] => 1
[patent_app_number] => 8/473911
[patent_app_country] => US
[patent_app_date] => 1995-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 45
[patent_no_of_words] => 6707
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/652/05652083.pdf
[firstpage_image] =>[orig_patent_app_number] => 473911
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/473911 | Methods for fabricating flat panel display systems and components | Jun 6, 1995 | Issued |
08/470725 | METHOD FOR FABRICATING RESILIENT Z-AXIS CONTACTS FOR ELECTRICALLY INTERCONNECTING INTEGRATED CIRCUITS ON A PLURALITY OF STACKED CARRIERS | Jun 5, 1995 | Abandoned |
08/469788 | DEVELOPING PROCESS | Jun 5, 1995 | Abandoned |
Array
(
[id] => 3513916
[patent_doc_number] => 05576147
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1996-11-19
[patent_title] => 'Formation of microstructures using a preformed photoresist sheet'
[patent_app_type] => 1
[patent_app_number] => 8/461983
[patent_app_country] => US
[patent_app_date] => 1995-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 41
[patent_no_of_words] => 10787
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/576/05576147.pdf
[firstpage_image] =>[orig_patent_app_number] => 461983
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/461983 | Formation of microstructures using a preformed photoresist sheet | Jun 4, 1995 | Issued |
Array
(
[id] => 4040127
[patent_doc_number] => 05874201
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-02-23
[patent_title] => 'Dual damascene process having tapered vias'
[patent_app_type] => 1
[patent_app_number] => 8/461813
[patent_app_country] => US
[patent_app_date] => 1995-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 9
[patent_no_of_words] => 1855
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 270
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/874/05874201.pdf
[firstpage_image] =>[orig_patent_app_number] => 461813
[rel_patent_id] =>[rel_patent_doc_number] =>) 08/461813 | Dual damascene process having tapered vias | Jun 4, 1995 | Issued |