Kyle Zhai

Array ( [id] => 4405036 [patent_doc_number] => 06271111 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'High density pluggable connector array and process thereof' [patent_app_type] => 1 [patent_app_number] => 9/030567 [patent_app_country] => US [patent_app_date] => 1998-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 11 [patent_no_of_words] => 2852 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271111.pdf [firstpage_image] =>[orig_patent_app_number] => 030567 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4381017 [patent_doc_number] => 06261896 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Memory device and method of forming the same' [patent_app_type] => 1 [patent_app_number] => 9/030135 [patent_app_country] => US [patent_app_date] => 1998-02-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 43 [patent_no_of_words] => 11210 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/261/06261896.pdf [firstpage_image] =>[orig_patent_app_number] => 030135 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4084138 [patent_doc_number] => 06162703 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-19 [patent_title] => 'Packaging die preparation' [patent_app_type] => 1 [patent_app_number] => 9/026999 [patent_app_country] => US [patent_app_date] => 1998-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3156 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/162/06162703.pdf [firstpage_image] =>[orig_patent_app_number] => 026999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4300116 [patent_doc_number] => 06181000 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-30 [patent_title] => 'Lead frame for ball grid array, semiconductor device having it, and process for producing it' [patent_app_type] => 1 [patent_app_number] => 9/028060 [patent_app_country] => US [patent_app_date] => 1998-02-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1575 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/181/06181000.pdf [firstpage_image] =>[orig_patent_app_number] => 028060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4131491 [patent_doc_number] => 06146979 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-14 [patent_title] => 'Pressurized microbubble thin film separation process using a reusable substrate' [patent_app_type] => 1 [patent_app_number] => 9/026032 [patent_app_country] => US [patent_app_date] => 1998-02-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 4691 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 224 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/146/06146979.pdf [firstpage_image] =>[orig_patent_app_number] => 026032 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4090762 [patent_doc_number] => 05966628 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-12 [patent_title] => 'Process design for wafer edge in vlsi' [patent_app_type] => 1 [patent_app_number] => 9/023050 [patent_app_country] => US [patent_app_date] => 1998-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 11 [patent_no_of_words] => 2244 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/966/05966628.pdf [firstpage_image] =>[orig_patent_app_number] => 023050 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4249358 [patent_doc_number] => 06207477 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Semiconductor device having a ball grid array and a fabrication process thereof' [patent_app_type] => 1 [patent_app_number] => 9/021954 [patent_app_country] => US [patent_app_date] => 1998-02-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 22 [patent_no_of_words] => 4489 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 138 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/207/06207477.pdf [firstpage_image] =>[orig_patent_app_number] => 021954 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4204914 [patent_doc_number] => 06077757 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Method of forming chip semiconductor devices' [patent_app_type] => 1 [patent_app_number] => 9/020789 [patent_app_country] => US [patent_app_date] => 1998-02-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 20 [patent_no_of_words] => 3419 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/077/06077757.pdf [firstpage_image] =>[orig_patent_app_number] => 020789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4257648 [patent_doc_number] => 06208015 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Interlevel dielectric with air gaps to lessen capacitive coupling' [patent_app_type] => 1 [patent_app_number] => 9/014192 [patent_app_country] => US [patent_app_date] => 1998-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3993 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/208/06208015.pdf [firstpage_image] =>[orig_patent_app_number] => 014192 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4100316 [patent_doc_number] => 06066563 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-23 [patent_title] => 'Method for manufacturing semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/009879 [patent_app_country] => US [patent_app_date] => 1998-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 3399 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 180 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/066/06066563.pdf [firstpage_image] =>[orig_patent_app_number] => 009879 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4187996 [patent_doc_number] => 06153456 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Method of selectively applying dopants to an integrated circuit semiconductor device without using a mask' [patent_app_type] => 1 [patent_app_number] => 9/007117 [patent_app_country] => US [patent_app_date] => 1998-01-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3920 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153456.pdf [firstpage_image] =>[orig_patent_app_number] => 007117 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4125074 [patent_doc_number] => 06127240 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Method of manufacturing a semiconductor device having a capacitor' [patent_app_type] => 1 [patent_app_number] => 9/004280 [patent_app_country] => US [patent_app_date] => 1998-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 4389 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/127/06127240.pdf [firstpage_image] =>[orig_patent_app_number] => 004280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4151599 [patent_doc_number] => 06124141 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-26 [patent_title] => 'Non-destructive method and device for measuring the depth of a buried interface' [patent_app_type] => 1 [patent_app_number] => 9/004074 [patent_app_country] => US [patent_app_date] => 1998-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2481 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/124/06124141.pdf [firstpage_image] =>[orig_patent_app_number] => 004074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4249468 [patent_doc_number] => 06207485 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-27 [patent_title] => 'Integration of high K spacers for dual gate oxide channel fabrication technique' [patent_app_type] => 1 [patent_app_number] => 9/002725 [patent_app_country] => US [patent_app_date] => 1998-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 4804 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/207/06207485.pdf [firstpage_image] =>[orig_patent_app_number] => 002725 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1494943 [patent_doc_number] => 06403448 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-06-11 [patent_title] => 'Semiconductor devices having cooperative mode option at assembly stage and method thereof' [patent_app_type] => B1 [patent_app_number] => 09/001087 [patent_app_country] => US [patent_app_date] => 1997-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 5424 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 164 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/403/06403448.pdf [firstpage_image] =>[orig_patent_app_number] => 09001087 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4233619 [patent_doc_number] => 06074902 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-13 [patent_title] => 'Method of forming complementary type conductive regions on a substrate' [patent_app_type] => 1 [patent_app_number] => 8/996086 [patent_app_country] => US [patent_app_date] => 1997-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 20 [patent_no_of_words] => 2961 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 201 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/074/06074902.pdf [firstpage_image] =>[orig_patent_app_number] => 996086 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4394475 [patent_doc_number] => 06297085 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-02 [patent_title] => 'Method for manufacturing ferroelectric capacitor and method for manufacturing ferroelectric memory' [patent_app_type] => 1 [patent_app_number] => 8/988687 [patent_app_country] => US [patent_app_date] => 1997-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 5188 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 213 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/297/06297085.pdf [firstpage_image] =>[orig_patent_app_number] => 988687 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354585 [patent_doc_number] => 06576527 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-10 [patent_title] => 'Semiconductor device and method for fabricating the same' [patent_app_type] => B2 [patent_app_number] => 08/965010 [patent_app_country] => US [patent_app_date] => 1997-11-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 53 [patent_figures_cnt] => 102 [patent_no_of_words] => 27105 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/576/06576527.pdf [firstpage_image] =>[orig_patent_app_number] => 08965010 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4389535 [patent_doc_number] => 06262438 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-17 [patent_title] => 'Active matrix type display circuit and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 8/962047 [patent_app_country] => US [patent_app_date] => 1997-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 38 [patent_no_of_words] => 7430 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 140 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/262/06262438.pdf [firstpage_image] =>[orig_patent_app_number] => 962047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1025135 [patent_doc_number] => RE038727 [patent_country] => US [patent_kind] => E1 [patent_issue_date] => 2005-04-19 [patent_title] => 'Photoelectric conversion device and method of making the same' [patent_app_type] => reissue [patent_app_number] => 08/999682 [patent_app_country] => US [patent_app_date] => 1997-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 5189 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 30 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/RE/038/RE038727.pdf [firstpage_image] =>[orig_patent_app_number] => 08999682 [rel_patent_id] =>[rel_patent_doc_number] =>)