
Lalrinfamkim Hmar Malsawma
Examiner (ID: 14279)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2823, 2892, 2825 |
| Total Applications | 1954 |
| Issued Applications | 1715 |
| Pending Applications | 94 |
| Abandoned Applications | 179 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 11489401
[patent_doc_number] => 09595475
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-03-14
[patent_title] => 'Multi-stage fin formation methods and structures thereof'
[patent_app_type] => utility
[patent_app_number] => 14/556908
[patent_app_country] => US
[patent_app_date] => 2014-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 7847
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14556908
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/556908 | Multi-stage fin formation methods and structures thereof | Nov 30, 2014 | Issued |
Array
(
[id] => 11367255
[patent_doc_number] => 20170005235
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-05
[patent_title] => 'LIGHT EMITTING DIODE, PHOTODIODE, DISPLAYS, AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/100101
[patent_app_country] => US
[patent_app_date] => 2014-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 20554
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15100101
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/100101 | LIGHT EMITTING DIODE, PHOTODIODE, DISPLAYS, AND METHOD FOR FORMING THE SAME | Nov 27, 2014 | Abandoned |
Array
(
[id] => 13085329
[patent_doc_number] => 10062738
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-08-28
[patent_title] => Devices combining thin film inorganic LEDs with organic LEDs and fabrication thereof
[patent_app_type] => utility
[patent_app_number] => 15/039978
[patent_app_country] => US
[patent_app_date] => 2014-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 20
[patent_no_of_words] => 8947
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15039978
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/039978 | Devices combining thin film inorganic LEDs with organic LEDs and fabrication thereof | Nov 25, 2014 | Issued |
Array
(
[id] => 10259913
[patent_doc_number] => 20150144910
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-05-28
[patent_title] => 'Array Substrate For Display Device And Method Of Fabricating The Same'
[patent_app_type] => utility
[patent_app_number] => 14/541063
[patent_app_country] => US
[patent_app_date] => 2014-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10716
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14541063
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/541063 | Array substrate for display device and method of fabricating the same | Nov 12, 2014 | Issued |
Array
(
[id] => 10703464
[patent_doc_number] => 20160049611
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-02-18
[patent_title] => 'ORGANIC ELECTROLUMINESCENT DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/779592
[patent_app_country] => US
[patent_app_date] => 2014-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 10384
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14779592
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/779592 | ORGANIC ELECTROLUMINESCENT DEVICE | Nov 5, 2014 | Abandoned |
Array
(
[id] => 10551495
[patent_doc_number] => 09276129
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-03-01
[patent_title] => 'Semiconductor device in which oxygen deficiency in semiconductor is reduced and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 14/534220
[patent_app_country] => US
[patent_app_date] => 2014-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 50
[patent_no_of_words] => 19199
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14534220
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/534220 | Semiconductor device in which oxygen deficiency in semiconductor is reduced and method for manufacturing the same | Nov 5, 2014 | Issued |
Array
(
[id] => 11459955
[patent_doc_number] => 20170053861
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-02-23
[patent_title] => 'POWER SEMICONDUCTOR MODULE AND POWER UNIT'
[patent_app_type] => utility
[patent_app_number] => 15/119062
[patent_app_country] => US
[patent_app_date] => 2014-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5176
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15119062
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/119062 | Power semiconductor module and power unit | Nov 4, 2014 | Issued |
Array
(
[id] => 9893207
[patent_doc_number] => 20150048407
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-19
[patent_title] => 'OPTOELECTRONIC CHIP-ON-BOARD MODULE'
[patent_app_type] => utility
[patent_app_number] => 14/531330
[patent_app_country] => US
[patent_app_date] => 2014-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 14516
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14531330
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/531330 | Optoelectronic chip-on-board module | Nov 2, 2014 | Issued |
Array
(
[id] => 9944765
[patent_doc_number] => 08994066
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-31
[patent_title] => 'Manufacturing method of semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/516598
[patent_app_country] => US
[patent_app_date] => 2014-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 59
[patent_no_of_words] => 23400
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14516598
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/516598 | Manufacturing method of semiconductor device | Oct 16, 2014 | Issued |
Array
(
[id] => 10765272
[patent_doc_number] => 20160111429
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-04-21
[patent_title] => 'LC MODULE LAYOUT ARRANGEMENT FOR CONTACT OPENING ETCH WINDOWS'
[patent_app_type] => utility
[patent_app_number] => 14/515739
[patent_app_country] => US
[patent_app_date] => 2014-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6651
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14515739
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/515739 | LC module layout arrangement for contact opening etch windows | Oct 15, 2014 | Issued |
Array
(
[id] => 11796761
[patent_doc_number] => 09406608
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-08-02
[patent_title] => 'Dummy metal structure and method of forming dummy metal structure'
[patent_app_type] => utility
[patent_app_number] => 14/515836
[patent_app_country] => US
[patent_app_date] => 2014-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 13
[patent_no_of_words] => 6638
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 219
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14515836
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/515836 | Dummy metal structure and method of forming dummy metal structure | Oct 15, 2014 | Issued |
Array
(
[id] => 9971715
[patent_doc_number] => 09018731
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-04-28
[patent_title] => 'Method for fabricating inductor device'
[patent_app_type] => utility
[patent_app_number] => 14/512988
[patent_app_country] => US
[patent_app_date] => 2014-10-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 7430
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14512988
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/512988 | Method for fabricating inductor device | Oct 12, 2014 | Issued |
Array
(
[id] => 10092971
[patent_doc_number] => 09129799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-08
[patent_title] => 'Elimination of basal plane dislocations in post growth silicon carbide epitaxial layers by high temperature annealing while preserving surface morphology'
[patent_app_type] => utility
[patent_app_number] => 14/498065
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 1222
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498065
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498065 | Elimination of basal plane dislocations in post growth silicon carbide epitaxial layers by high temperature annealing while preserving surface morphology | Sep 25, 2014 | Issued |
Array
(
[id] => 10747416
[patent_doc_number] => 20160093567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'SYSTEM, APPARATUS, AND METHOD OF INTERCONNECTION IN A SUBSTRATE'
[patent_app_type] => utility
[patent_app_number] => 14/498397
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7217
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498397
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498397 | SYSTEM, APPARATUS, AND METHOD OF INTERCONNECTION IN A SUBSTRATE | Sep 25, 2014 | Abandoned |
Array
(
[id] => 11343333
[patent_doc_number] => 09527727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-12-27
[patent_title] => 'Packages for semiconductor devices and methods for assembling same'
[patent_app_type] => utility
[patent_app_number] => 14/498824
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 3234
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498824
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498824 | Packages for semiconductor devices and methods for assembling same | Sep 25, 2014 | Issued |
Array
(
[id] => 10747412
[patent_doc_number] => 20160093563
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-03-31
[patent_title] => 'BGA BALLOUT PARTITION TECHNIQUES FOR SIMPLIFIED LAYOUT IN MOTHERBOARD WITH MULTIPLE POWER SUPPLY RAIL'
[patent_app_type] => utility
[patent_app_number] => 14/497825
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 8043
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14497825
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/497825 | BGA ballout partition techniques for simplified layout in motherboard with multiple power supply rail | Sep 25, 2014 | Issued |
Array
(
[id] => 11791713
[patent_doc_number] => 09401357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-07-26
[patent_title] => 'Directional FinFET capacitor structures'
[patent_app_type] => utility
[patent_app_number] => 14/498322
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 26
[patent_no_of_words] => 8241
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498322
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498322 | Directional FinFET capacitor structures | Sep 25, 2014 | Issued |
Array
(
[id] => 10156794
[patent_doc_number] => 09188563
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-11-17
[patent_title] => 'Perforated MOS structure for single biomolecule detection'
[patent_app_type] => utility
[patent_app_number] => 14/497864
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3263
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14497864
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/497864 | Perforated MOS structure for single biomolecule detection | Sep 25, 2014 | Issued |
Array
(
[id] => 10479644
[patent_doc_number] => 20150364662
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-12-17
[patent_title] => 'LED Lighting Device and Packaging Method'
[patent_app_type] => utility
[patent_app_number] => 14/498260
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2800
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498260
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498260 | LED lighting device and packaging method | Sep 25, 2014 | Issued |
Array
(
[id] => 11417563
[patent_doc_number] => 09564396
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-02-07
[patent_title] => 'Semiconductor device and process'
[patent_app_type] => utility
[patent_app_number] => 14/498529
[patent_app_country] => US
[patent_app_date] => 2014-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6014
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14498529
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/498529 | Semiconductor device and process | Sep 25, 2014 | Issued |