
Lalrinfamkim Hmar Malsawma
Examiner (ID: 2370)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2823, 2892, 2825 |
| Total Applications | 1951 |
| Issued Applications | 1709 |
| Pending Applications | 105 |
| Abandoned Applications | 179 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10053635
[patent_doc_number] => 09093521
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-28
[patent_title] => 'Enhancing Schottky breakdown voltage (BV) without affecting an integrated MOSFET-Schottky device layout'
[patent_app_type] => utility
[patent_app_number] => 13/925776
[patent_app_country] => US
[patent_app_date] => 2013-06-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 42
[patent_no_of_words] => 5600
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13925776
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/925776 | Enhancing Schottky breakdown voltage (BV) without affecting an integrated MOSFET-Schottky device layout | Jun 23, 2013 | Issued |
Array
(
[id] => 9401581
[patent_doc_number] => 08691632
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-04-08
[patent_title] => 'Wafer level package and fabrication method'
[patent_app_type] => utility
[patent_app_number] => 13/918307
[patent_app_country] => US
[patent_app_date] => 2013-06-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7417
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13918307
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/918307 | Wafer level package and fabrication method | Jun 13, 2013 | Issued |
Array
(
[id] => 9081541
[patent_doc_number] => 20130267071
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-10
[patent_title] => 'SELF-ALIGNED STRAP FOR EMBEDDED CAPACITOR AND REPLACEMENT GATE DEVICES'
[patent_app_type] => utility
[patent_app_number] => 13/908272
[patent_app_country] => US
[patent_app_date] => 2013-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 9039
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13908272
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/908272 | SELF-ALIGNED STRAP FOR EMBEDDED CAPACITOR AND REPLACEMENT GATE DEVICES | Jun 2, 2013 | Abandoned |
Array
(
[id] => 9107734
[patent_doc_number] => 20130280866
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-10-24
[patent_title] => 'LEAD FRAME BALL GRID ARRAY WITH TRACES UNDER DIE'
[patent_app_type] => utility
[patent_app_number] => 13/904931
[patent_app_country] => US
[patent_app_date] => 2013-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 35
[patent_figures_cnt] => 35
[patent_no_of_words] => 11678
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13904931
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/904931 | Lead frame ball grid array with traces under die | May 28, 2013 | Issued |
Array
(
[id] => 9198294
[patent_doc_number] => 20130337609
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-19
[patent_title] => 'LEAD FRAME LAND GRID ARRAY WITH ROUTING CONNECTOR TRACE UNDER UNIT'
[patent_app_type] => utility
[patent_app_number] => 13/904975
[patent_app_country] => US
[patent_app_date] => 2013-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 7984
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13904975
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/904975 | Lead frame land grid array with routing connector trace under unit | May 28, 2013 | Issued |
Array
(
[id] => 9216674
[patent_doc_number] => 08629477
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-01-14
[patent_title] => 'Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication'
[patent_app_type] => utility
[patent_app_number] => 13/903762
[patent_app_country] => US
[patent_app_date] => 2013-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 43
[patent_no_of_words] => 15278
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13903762
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/903762 | Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication | May 27, 2013 | Issued |
Array
(
[id] => 9663029
[patent_doc_number] => 08810013
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-08-19
[patent_title] => 'Integrated power converter package with die stacking'
[patent_app_type] => utility
[patent_app_number] => 13/890662
[patent_app_country] => US
[patent_app_date] => 2013-05-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 7307
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13890662
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/890662 | Integrated power converter package with die stacking | May 8, 2013 | Issued |
Array
(
[id] => 10035652
[patent_doc_number] => 09076980
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-07-07
[patent_title] => 'Organic light-emitting display apparatus and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/886480
[patent_app_country] => US
[patent_app_date] => 2013-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 6969
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13886480
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/886480 | Organic light-emitting display apparatus and manufacturing method thereof | May 2, 2013 | Issued |
Array
(
[id] => 9303778
[patent_doc_number] => 20140042452
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-02-13
[patent_title] => 'III-NITRIDE ENHANCEMENT MODE TRANSISTORS WITH TUNABLE AND HIGH GATE-SOURCE VOLTAGE RATING'
[patent_app_type] => utility
[patent_app_number] => 13/886410
[patent_app_country] => US
[patent_app_date] => 2013-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3878
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13886410
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/886410 | III-nitride enhancement mode transistors with tunable and high gate-source voltage rating | May 2, 2013 | Issued |
Array
(
[id] => 9883103
[patent_doc_number] => 08969870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-03
[patent_title] => 'Pattern for ultra-high voltage semiconductor device manufacturing and process monitoring'
[patent_app_type] => utility
[patent_app_number] => 13/886656
[patent_app_country] => US
[patent_app_date] => 2013-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4189
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13886656
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/886656 | Pattern for ultra-high voltage semiconductor device manufacturing and process monitoring | May 2, 2013 | Issued |
Array
(
[id] => 10870811
[patent_doc_number] => 08896009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-11-25
[patent_title] => 'Light emitting diode with two alternative mounting sides for mounting on circuit board'
[patent_app_type] => utility
[patent_app_number] => 13/875296
[patent_app_country] => US
[patent_app_date] => 2013-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2820
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 165
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13875296
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/875296 | Light emitting diode with two alternative mounting sides for mounting on circuit board | May 1, 2013 | Issued |
Array
(
[id] => 10531200
[patent_doc_number] => 09257339
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-09
[patent_title] => 'Techniques for forming optoelectronic devices'
[patent_app_type] => utility
[patent_app_number] => 13/886129
[patent_app_country] => US
[patent_app_date] => 2013-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 36
[patent_no_of_words] => 20798
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13886129
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/886129 | Techniques for forming optoelectronic devices | May 1, 2013 | Issued |
Array
(
[id] => 9195281
[patent_doc_number] => 20130334596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-12-19
[patent_title] => 'SEMICONDUCTOR DEVICE AND FABRICATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 13/875941
[patent_app_country] => US
[patent_app_date] => 2013-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4786
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13875941
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/875941 | Semiconductor device and fabricating method thereof | May 1, 2013 | Issued |
Array
(
[id] => 8947799
[patent_doc_number] => 20130193579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-01
[patent_title] => 'STRUCTURE FOR NANO-SCALE METALLIZATION AND METHOD FOR FABRICATING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/803364
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4495
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13803364
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/803364 | STRUCTURE FOR NANO-SCALE METALLIZATION AND METHOD FOR FABRICATING SAME | Mar 13, 2013 | Abandoned |
Array
(
[id] => 9140826
[patent_doc_number] => 08581289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-11-12
[patent_title] => 'Semiconductor light emitting component'
[patent_app_type] => utility
[patent_app_number] => 13/830396
[patent_app_country] => US
[patent_app_date] => 2013-03-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 15
[patent_no_of_words] => 3830
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13830396
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/830396 | Semiconductor light emitting component | Mar 13, 2013 | Issued |
Array
(
[id] => 9020971
[patent_doc_number] => 08530957
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-09-10
[patent_title] => 'Nonvolatile semiconductor memory device and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 13/791041
[patent_app_country] => US
[patent_app_date] => 2013-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 30
[patent_no_of_words] => 10297
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13791041
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/791041 | Nonvolatile semiconductor memory device and method of manufacturing the same | Mar 7, 2013 | Issued |
Array
(
[id] => 8947623
[patent_doc_number] => 20130193403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-08-01
[patent_title] => 'Memory Arrays and Methods of Forming Memory Cells'
[patent_app_type] => utility
[patent_app_number] => 13/781457
[patent_app_country] => US
[patent_app_date] => 2013-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 9840
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13781457
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/781457 | Memory arrays and methods of forming memory cells | Feb 27, 2013 | Issued |
Array
(
[id] => 10086458
[patent_doc_number] => 09123813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-09-01
[patent_title] => 'Thin film transistor, array substrate and display device'
[patent_app_type] => utility
[patent_app_number] => 13/982122
[patent_app_country] => US
[patent_app_date] => 2013-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2914
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13982122
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/982122 | Thin film transistor, array substrate and display device | Feb 26, 2013 | Issued |
Array
(
[id] => 10066636
[patent_doc_number] => 09105494
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-08-11
[patent_title] => 'Termination trench for power MOSFET applications'
[patent_app_type] => utility
[patent_app_number] => 13/776523
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 26
[patent_no_of_words] => 7586
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13776523
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/776523 | Termination trench for power MOSFET applications | Feb 24, 2013 | Issued |
Array
(
[id] => 9990133
[patent_doc_number] => 09035339
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-05-19
[patent_title] => 'Light emitting device and method'
[patent_app_type] => utility
[patent_app_number] => 13/776682
[patent_app_country] => US
[patent_app_date] => 2013-02-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 11
[patent_no_of_words] => 6326
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13776682
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/776682 | Light emitting device and method | Feb 24, 2013 | Issued |