
Lalrinfamkim Hmar Malsawma
Examiner (ID: 15570)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2825, 2823, 2892 |
| Total Applications | 1945 |
| Issued Applications | 1698 |
| Pending Applications | 102 |
| Abandoned Applications | 180 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 9145376
[patent_doc_number] => 20130299899
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-11-14
[patent_title] => 'Power Semiconductor Devices and Methods'
[patent_app_type] => utility
[patent_app_number] => 13/670019
[patent_app_country] => US
[patent_app_date] => 2012-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 7726
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13670019
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/670019 | Power semiconductor devices and methods | Nov 5, 2012 | Issued |
Array
(
[id] => 10831970
[patent_doc_number] => 08860142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-10-14
[patent_title] => 'Method and apparatus to reduce thermal variations within an integrated circuit die using thermal proximity correction'
[patent_app_type] => utility
[patent_app_number] => 13/648905
[patent_app_country] => US
[patent_app_date] => 2012-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 3934
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13648905
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/648905 | Method and apparatus to reduce thermal variations within an integrated circuit die using thermal proximity correction | Oct 9, 2012 | Issued |
Array
(
[id] => 8920832
[patent_doc_number] => 08486764
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-07-16
[patent_title] => 'Wafer level package and fabrication method'
[patent_app_type] => utility
[patent_app_number] => 13/627815
[patent_app_country] => US
[patent_app_date] => 2012-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7382
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13627815
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/627815 | Wafer level package and fabrication method | Sep 25, 2012 | Issued |
Array
(
[id] => 9389251
[patent_doc_number] => 08685849
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-01
[patent_title] => 'Semiconductor device with buffer layer'
[patent_app_type] => utility
[patent_app_number] => 13/626762
[patent_app_country] => US
[patent_app_date] => 2012-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3111
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13626762
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/626762 | Semiconductor device with buffer layer | Sep 24, 2012 | Issued |
Array
(
[id] => 8612343
[patent_doc_number] => 20130017655
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-01-17
[patent_title] => 'DEVICES WITH NANOCRYSTALS AND METHODS OF FORMATION'
[patent_app_type] => utility
[patent_app_number] => 13/614794
[patent_app_country] => US
[patent_app_date] => 2012-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4706
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13614794
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/614794 | Devices with nanocrystals and methods of formation | Sep 12, 2012 | Issued |
Array
(
[id] => 8738838
[patent_doc_number] => 08410612
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-02
[patent_title] => 'Interconnect regions'
[patent_app_type] => utility
[patent_app_number] => 13/607407
[patent_app_country] => US
[patent_app_date] => 2012-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 3401
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13607407
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/607407 | Interconnect regions | Sep 6, 2012 | Issued |
Array
(
[id] => 9300243
[patent_doc_number] => 08648474
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-02-11
[patent_title] => 'Lead frame land grid array'
[patent_app_type] => utility
[patent_app_number] => 13/603311
[patent_app_country] => US
[patent_app_date] => 2012-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 27
[patent_no_of_words] => 5634
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13603311
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/603311 | Lead frame land grid array | Sep 3, 2012 | Issued |
Array
(
[id] => 9575947
[patent_doc_number] => 08766364
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-01
[patent_title] => 'Fin field effect transistor layout for stress optimization'
[patent_app_type] => utility
[patent_app_number] => 13/600369
[patent_app_country] => US
[patent_app_date] => 2012-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7055
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13600369
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/600369 | Fin field effect transistor layout for stress optimization | Aug 30, 2012 | Issued |
Array
(
[id] => 9582806
[patent_doc_number] => 08772809
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-08
[patent_title] => 'Semiconductor light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/599853
[patent_app_country] => US
[patent_app_date] => 2012-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 24
[patent_no_of_words] => 6656
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13599853
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/599853 | Semiconductor light emitting device | Aug 29, 2012 | Issued |
Array
(
[id] => 11265940
[patent_doc_number] => 09490243
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-11-08
[patent_title] => 'Semiconductor device comprising an ESD protection device, an ESD protection circuitry, an integrated circuit and a method of manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 14/419064
[patent_app_country] => US
[patent_app_date] => 2012-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 7671
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14419064
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/419064 | Semiconductor device comprising an ESD protection device, an ESD protection circuitry, an integrated circuit and a method of manufacturing a semiconductor device | Aug 21, 2012 | Issued |
Array
(
[id] => 8838770
[patent_doc_number] => 20130134399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-05-30
[patent_title] => 'ORGANIC THIN FILM TRANSISTOR ARRAY SUBSTRATE AND METHOD FOR MANUFACTURING THE SAME, AND DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/698906
[patent_app_country] => US
[patent_app_date] => 2012-08-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4121
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13698906
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/698906 | Organic thin film transistor array substrate and method for manufacturing the same, and display device | Aug 12, 2012 | Issued |
Array
(
[id] => 8501011
[patent_doc_number] => 20120300419
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'INTERMEDIATE STRUCTURE, METHOD AND SUBSTRATE FOR FABRICATING FLEXIBLE DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/571477
[patent_app_country] => US
[patent_app_date] => 2012-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2493
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13571477
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/571477 | Intermediate structure, method and substrate for fabricating flexible display device | Aug 9, 2012 | Issued |
Array
(
[id] => 8773007
[patent_doc_number] => 08426966
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2013-04-23
[patent_title] => 'Bumped chip package'
[patent_app_type] => utility
[patent_app_number] => 13/569865
[patent_app_country] => US
[patent_app_date] => 2012-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 26
[patent_no_of_words] => 7795
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13569865
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/569865 | Bumped chip package | Aug 7, 2012 | Issued |
Array
(
[id] => 8653424
[patent_doc_number] => 08373173
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-12
[patent_title] => 'Method of manufacturing thin film transistor'
[patent_app_type] => utility
[patent_app_number] => 13/567196
[patent_app_country] => US
[patent_app_date] => 2012-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 48
[patent_no_of_words] => 11879
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 343
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13567196
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/567196 | Method of manufacturing thin film transistor | Aug 5, 2012 | Issued |
Array
(
[id] => 8499548
[patent_doc_number] => 20120298956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'Method of Separating Light-Emitting Diode from a Growth Substrate'
[patent_app_type] => utility
[patent_app_number] => 13/567734
[patent_app_country] => US
[patent_app_date] => 2012-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3952
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13567734
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/567734 | Method of separating light-emitting diode from a growth substrate | Aug 5, 2012 | Issued |
Array
(
[id] => 8486800
[patent_doc_number] => 20120286208
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-15
[patent_title] => 'PHOSPHOR INK COMPOSITION'
[patent_app_type] => utility
[patent_app_number] => 13/561104
[patent_app_country] => US
[patent_app_date] => 2012-07-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5626
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13561104
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/561104 | Phosphor ink composition | Jul 29, 2012 | Issued |
Array
(
[id] => 9060386
[patent_doc_number] => 08546825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-01
[patent_title] => 'Light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/555292
[patent_app_country] => US
[patent_app_date] => 2012-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 38
[patent_no_of_words] => 15177
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13555292
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/555292 | Light emitting device | Jul 22, 2012 | Issued |
Array
(
[id] => 9060386
[patent_doc_number] => 08546825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-10-01
[patent_title] => 'Light emitting device'
[patent_app_type] => utility
[patent_app_number] => 13/555292
[patent_app_country] => US
[patent_app_date] => 2012-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 38
[patent_no_of_words] => 15177
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13555292
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/555292 | Light emitting device | Jul 22, 2012 | Issued |
Array
(
[id] => 8772298
[patent_doc_number] => 08426252
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-23
[patent_title] => 'Wafer level package having a stress relief spacer and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/537953
[patent_app_country] => US
[patent_app_date] => 2012-06-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 7013
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13537953
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/537953 | Wafer level package having a stress relief spacer and manufacturing method thereof | Jun 28, 2012 | Issued |
Array
(
[id] => 9582824
[patent_doc_number] => 08772827
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-08
[patent_title] => 'Semiconductor device and manufacturing method'
[patent_app_type] => utility
[patent_app_number] => 13/491581
[patent_app_country] => US
[patent_app_date] => 2012-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 59
[patent_no_of_words] => 23324
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13491581
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/491581 | Semiconductor device and manufacturing method | Jun 6, 2012 | Issued |