
Lalrinfamkim Hmar Malsawma
Examiner (ID: 5479)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2825, 2892, 2823 |
| Total Applications | 2001 |
| Issued Applications | 1735 |
| Pending Applications | 112 |
| Abandoned Applications | 179 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 6633468
[patent_doc_number] => 20100173456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-08
[patent_title] => 'Methods of Forming Field Effect Transistors, Methods of Forming Field Effect Transistor Gates, Methods of Forming Integrated Circuitry Comprising a Transistor Gate Array and Circuitry Peripheral to the Gate Array, and Methods of Forming Integrated Circuitry Comprising a Transistor Gate Array Including First Gates and Second Grounded Isolation Gates'
[patent_app_type] => utility
[patent_app_number] => 12/724589
[patent_app_country] => US
[patent_app_date] => 2010-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4925
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20100173456.pdf
[firstpage_image] =>[orig_patent_app_number] => 12724589
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/724589 | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates | Mar 15, 2010 | Issued |
Array
(
[id] => 6507899
[patent_doc_number] => 20100219503
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-02
[patent_title] => 'CHIP CAPACITIVE COUPLING'
[patent_app_type] => utility
[patent_app_number] => 12/711793
[patent_app_country] => US
[patent_app_date] => 2010-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 123
[patent_figures_cnt] => 123
[patent_no_of_words] => 48013
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0219/20100219503.pdf
[firstpage_image] =>[orig_patent_app_number] => 12711793
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/711793 | Chip capacitive coupling | Feb 23, 2010 | Issued |
Array
(
[id] => 6427334
[patent_doc_number] => 20100151651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'BACK END THIN FILM CAPACITOR HAVING PLATES AT THIN FILM RESISTOR AND FIRST METALLIZATION LAYER LEVELS'
[patent_app_type] => utility
[patent_app_number] => 12/711118
[patent_app_country] => US
[patent_app_date] => 2010-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5132
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0151/20100151651.pdf
[firstpage_image] =>[orig_patent_app_number] => 12711118
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/711118 | Back end thin film capacitor having plates at thin film resistor and first metallization layer levels | Feb 22, 2010 | Issued |
Array
(
[id] => 8081825
[patent_doc_number] => 08148230
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-04-03
[patent_title] => 'Method of making damascene diodes using selective etching methods'
[patent_app_type] => utility
[patent_app_number] => 12/656306
[patent_app_country] => US
[patent_app_date] => 2010-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 27
[patent_no_of_words] => 6695
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 211
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/148/08148230.pdf
[firstpage_image] =>[orig_patent_app_number] => 12656306
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/656306 | Method of making damascene diodes using selective etching methods | Jan 24, 2010 | Issued |
Array
(
[id] => 6461383
[patent_doc_number] => 20100190327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-29
[patent_title] => 'SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND DESIGN SUPPORT APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 12/691006
[patent_app_country] => US
[patent_app_date] => 2010-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 46
[patent_no_of_words] => 10825
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0190/20100190327.pdf
[firstpage_image] =>[orig_patent_app_number] => 12691006
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/691006 | Semiconductor device manufacturing method and design support apparatus | Jan 20, 2010 | Issued |
Array
(
[id] => 6230420
[patent_doc_number] => 20100184243
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-22
[patent_title] => 'MASK APPLIED TO A WORKPIECE'
[patent_app_type] => utility
[patent_app_number] => 12/689605
[patent_app_country] => US
[patent_app_date] => 2010-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3839
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20100184243.pdf
[firstpage_image] =>[orig_patent_app_number] => 12689605
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/689605 | Mask applied to a workpiece | Jan 18, 2010 | Issued |
Array
(
[id] => 8664268
[patent_doc_number] => 08377729
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-02-19
[patent_title] => 'Forming II-VI core-shell semiconductor nanowires'
[patent_app_type] => utility
[patent_app_number] => 12/689326
[patent_app_country] => US
[patent_app_date] => 2010-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 8297
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12689326
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/689326 | Forming II-VI core-shell semiconductor nanowires | Jan 18, 2010 | Issued |
Array
(
[id] => 7740351
[patent_doc_number] => 08105922
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-01-31
[patent_title] => 'Method of thin film epitaxial growth using atomic layer deposition'
[patent_app_type] => utility
[patent_app_number] => 12/689665
[patent_app_country] => US
[patent_app_date] => 2010-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2521
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/105/08105922.pdf
[firstpage_image] =>[orig_patent_app_number] => 12689665
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/689665 | Method of thin film epitaxial growth using atomic layer deposition | Jan 18, 2010 | Issued |
Array
(
[id] => 4533007
[patent_doc_number] => 07871852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-18
[patent_title] => 'Method for fabricating carbon-enriched film'
[patent_app_type] => utility
[patent_app_number] => 12/689221
[patent_app_country] => US
[patent_app_date] => 2010-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 13
[patent_no_of_words] => 3928
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/871/07871852.pdf
[firstpage_image] =>[orig_patent_app_number] => 12689221
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/689221 | Method for fabricating carbon-enriched film | Jan 17, 2010 | Issued |
Array
(
[id] => 8549732
[patent_doc_number] => 08324615
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-04
[patent_title] => 'Light-emitting element, light-emitting device, and electronic device'
[patent_app_type] => utility
[patent_app_number] => 12/688104
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 32
[patent_no_of_words] => 25122
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12688104
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688104 | Light-emitting element, light-emitting device, and electronic device | Jan 14, 2010 | Issued |
Array
(
[id] => 6501950
[patent_doc_number] => 20100218977
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-09-02
[patent_title] => 'PACKAGED DEVICE AND PRODUCING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/688302
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 37
[patent_figures_cnt] => 37
[patent_no_of_words] => 17008
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0218/20100218977.pdf
[firstpage_image] =>[orig_patent_app_number] => 12688302
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688302 | Packaged device and producing method thereof | Jan 14, 2010 | Issued |
Array
(
[id] => 6383381
[patent_doc_number] => 20100176449
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-15
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME'
[patent_app_type] => utility
[patent_app_number] => 12/688459
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7581
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20100176449.pdf
[firstpage_image] =>[orig_patent_app_number] => 12688459
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688459 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME | Jan 14, 2010 | Abandoned |
Array
(
[id] => 8422159
[patent_doc_number] => 08278647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-10-02
[patent_title] => 'Quantum dot transistor'
[patent_app_type] => utility
[patent_app_number] => 12/657225
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 2195
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12657225
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/657225 | Quantum dot transistor | Jan 14, 2010 | Issued |
Array
(
[id] => 6227582
[patent_doc_number] => 20100182791
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-07-22
[patent_title] => 'PACKAGE FOR LIGHT EMITTING ELEMENT AND LIGHT EMITTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/688227
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5541
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0182/20100182791.pdf
[firstpage_image] =>[orig_patent_app_number] => 12688227
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688227 | PACKAGE FOR LIGHT EMITTING ELEMENT AND LIGHT EMITTING DEVICE | Jan 14, 2010 | Abandoned |
Array
(
[id] => 8340633
[patent_doc_number] => 08242560
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-08-14
[patent_title] => 'FinFET with thin gate dielectric layer'
[patent_app_type] => utility
[patent_app_number] => 12/688347
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 6529
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12688347
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688347 | FinFET with thin gate dielectric layer | Jan 14, 2010 | Issued |
Array
(
[id] => 6586238
[patent_doc_number] => 20100308463
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-09
[patent_title] => 'INTERFACIAL CAPPING LAYERS FOR INTERCONNECTS'
[patent_app_type] => utility
[patent_app_number] => 12/688154
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 16978
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0308/20100308463.pdf
[firstpage_image] =>[orig_patent_app_number] => 12688154
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688154 | Interfacial capping layers for interconnects | Jan 14, 2010 | Issued |
Array
(
[id] => 6169628
[patent_doc_number] => 20110175054
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'DEVICE CONTAINING LARGE-SIZED EMITTING COLLOIDAL NANOCRYSTALS'
[patent_app_type] => utility
[patent_app_number] => 12/688212
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8375
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175054.pdf
[firstpage_image] =>[orig_patent_app_number] => 12688212
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688212 | DEVICE CONTAINING LARGE-SIZED EMITTING COLLOIDAL NANOCRYSTALS | Jan 14, 2010 | Abandoned |
Array
(
[id] => 6169778
[patent_doc_number] => 20110175112
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'III-V LIGHT EMITTING DEVICE INCLUDING A LIGHT EXTRACTING STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 12/688209
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5504
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175112.pdf
[firstpage_image] =>[orig_patent_app_number] => 12688209
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688209 | III-V light emitting device including a light extracting structure | Jan 14, 2010 | Issued |
Array
(
[id] => 8294950
[patent_doc_number] => 08222744
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-17
[patent_title] => 'Semiconductor device and manufacturing method of the semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/688029
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 28
[patent_no_of_words] => 9191
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12688029
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688029 | Semiconductor device and manufacturing method of the semiconductor device | Jan 14, 2010 | Issued |
Array
(
[id] => 6169950
[patent_doc_number] => 20110175169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-07-21
[patent_title] => 'CMOS CIRCUIT WITH LOW-K SPACER AND STRESS LINER'
[patent_app_type] => utility
[patent_app_number] => 12/688471
[patent_app_country] => US
[patent_app_date] => 2010-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7002
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20110175169.pdf
[firstpage_image] =>[orig_patent_app_number] => 12688471
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/688471 | CMOS circuit with low-k spacer and stress liner | Jan 14, 2010 | Issued |