Lalrinfamkim Hmar Malsawma

Array ( [id] => 737182 [patent_doc_number] => 07033906 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-25 [patent_title] => 'Airdome enclosure for components' [patent_app_type] => utility [patent_app_number] => 10/769935 [patent_app_country] => US [patent_app_date] => 2004-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 1534 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 63 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/033/07033906.pdf [firstpage_image] =>[orig_patent_app_number] => 10769935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7005285 [patent_doc_number] => 20050170598 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-08-04 [patent_title] => 'Silicided amorphous polysilicon - metal capacitor' [patent_app_type] => utility [patent_app_number] => 10/767390 [patent_app_country] => US [patent_app_date] => 2004-01-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 3074 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0170/20050170598.pdf [firstpage_image] =>[orig_patent_app_number] => 10767390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 985470 [patent_doc_number] => 06924198 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-02 [patent_title] => 'Self-aligned trench transistor using etched contact' [patent_app_type] => utility [patent_app_number] => 10/767028 [patent_app_country] => US [patent_app_date] => 2004-01-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 58 [patent_figures_cnt] => 90 [patent_no_of_words] => 16813 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 160 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/924/06924198.pdf [firstpage_image] =>[orig_patent_app_number] => 10767028 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7296533 [patent_doc_number] => 20040214407 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'Semiconductor structures with structural homogeneity' [patent_app_type] => new [patent_app_number] => 10/765372 [patent_app_country] => US [patent_app_date] => 2004-01-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 9291 [patent_no_of_claims] => 75 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0214/20040214407.pdf [firstpage_image] =>[orig_patent_app_number] => 10765372 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 779172 [patent_doc_number] => 06995039 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-07 [patent_title] => 'Method and apparatus for electrostatically aligning integrated circuits' [patent_app_type] => utility [patent_app_number] => 10/759923 [patent_app_country] => US [patent_app_date] => 2004-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 2998 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/995/06995039.pdf [firstpage_image] =>[orig_patent_app_number] => 10759923 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 534681 [patent_doc_number] => 07176128 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-13 [patent_title] => 'Method for fabrication of a contact structure' [patent_app_type] => utility [patent_app_number] => 10/755844 [patent_app_country] => US [patent_app_date] => 2004-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 13 [patent_no_of_words] => 5040 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/176/07176128.pdf [firstpage_image] =>[orig_patent_app_number] => 10755844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 972131 [patent_doc_number] => 06936516 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-08-30 [patent_title] => 'Replacement gate strained silicon finFET process' [patent_app_type] => utility [patent_app_number] => 10/755811 [patent_app_country] => US [patent_app_date] => 2004-01-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3858 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/936/06936516.pdf [firstpage_image] =>[orig_patent_app_number] => 10755811 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7235323 [patent_doc_number] => 20040157410 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-08-12 [patent_title] => 'Semiconductor device, semiconductor module, electronic equipment, method for manufacturing semiconductor device, and method for manufacturing semiconductor module' [patent_app_type] => new [patent_app_number] => 10/753360 [patent_app_country] => US [patent_app_date] => 2004-01-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 9561 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 21 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0157/20040157410.pdf [firstpage_image] =>[orig_patent_app_number] => 10753360 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 646391 [patent_doc_number] => 07119414 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-10 [patent_title] => 'Fuse layout and method trimming' [patent_app_type] => utility [patent_app_number] => 10/752542 [patent_app_country] => US [patent_app_date] => 2004-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3260 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/119/07119414.pdf [firstpage_image] =>[orig_patent_app_number] => 10752542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 941270 [patent_doc_number] => 06969661 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-29 [patent_title] => 'Method for forming a localized region of a material difficult to etch' [patent_app_type] => utility [patent_app_number] => 10/744680 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 10 [patent_no_of_words] => 2851 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 169 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/969/06969661.pdf [firstpage_image] =>[orig_patent_app_number] => 10744680 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 769106 [patent_doc_number] => 07005356 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-28 [patent_title] => 'Schottky barrier transistor and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/746493 [patent_app_country] => US [patent_app_date] => 2003-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 3640 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/005/07005356.pdf [firstpage_image] =>[orig_patent_app_number] => 10746493 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1040566 [patent_doc_number] => 06869864 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-22 [patent_title] => 'Method for producing quantum dot silicate thin film for light emitting device' [patent_app_type] => utility [patent_app_number] => 10/734230 [patent_app_country] => US [patent_app_date] => 2003-12-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 5076 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/869/06869864.pdf [firstpage_image] =>[orig_patent_app_number] => 10734230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7607193 [patent_doc_number] => 07098523 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-29 [patent_title] => 'Controlled leakage CMOS decoupling capacitor for application specific integrated circuit libraries' [patent_app_type] => utility [patent_app_number] => 10/732950 [patent_app_country] => US [patent_app_date] => 2003-12-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 3568 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/098/07098523.pdf [firstpage_image] =>[orig_patent_app_number] => 10732950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1021510 [patent_doc_number] => 06887772 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-03 [patent_title] => 'Structures of high voltage device and low voltage device, and method of manufacturing the same' [patent_app_type] => utility [patent_app_number] => 10/721970 [patent_app_country] => US [patent_app_date] => 2003-11-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 3562 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 263 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/887/06887772.pdf [firstpage_image] =>[orig_patent_app_number] => 10721970 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1073693 [patent_doc_number] => 06838358 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-04 [patent_title] => 'Method of manufacturing a wafer' [patent_app_type] => utility [patent_app_number] => 10/716900 [patent_app_country] => US [patent_app_date] => 2003-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 18 [patent_no_of_words] => 6148 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/838/06838358.pdf [firstpage_image] =>[orig_patent_app_number] => 10716900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 542579 [patent_doc_number] => 07166532 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-23 [patent_title] => 'Method for forming a contact using a dual damascene process in semiconductor fabrication' [patent_app_type] => utility [patent_app_number] => 10/712740 [patent_app_country] => US [patent_app_date] => 2003-11-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 1665 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/166/07166532.pdf [firstpage_image] =>[orig_patent_app_number] => 10712740 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 782743 [patent_doc_number] => 06991991 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Method for preventing to form a spacer undercut in SEG pre-clean process' [patent_app_type] => utility [patent_app_number] => 10/705500 [patent_app_country] => US [patent_app_date] => 2003-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2457 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 136 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/991/06991991.pdf [firstpage_image] =>[orig_patent_app_number] => 10705500 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7264038 [patent_doc_number] => 20040241926 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-12-02 [patent_title] => 'Contactless mask progammable rom' [patent_app_type] => new [patent_app_number] => 10/477880 [patent_app_country] => US [patent_app_date] => 2003-11-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3577 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 128 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0241/20040241926.pdf [firstpage_image] =>[orig_patent_app_number] => 10477880 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 756383 [patent_doc_number] => 07019394 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-03-28 [patent_title] => 'Circuit package and method of plating the same' [patent_app_type] => utility [patent_app_number] => 10/674370 [patent_app_country] => US [patent_app_date] => 2003-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4917 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/019/07019394.pdf [firstpage_image] =>[orig_patent_app_number] => 10674370 [rel_patent_id] =>[rel_patent_doc_number] =>)