
Lalrinfamkim Hmar Malsawma
Examiner (ID: 2370)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2823, 2892, 2825 |
| Total Applications | 1951 |
| Issued Applications | 1709 |
| Pending Applications | 105 |
| Abandoned Applications | 179 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1077260
[patent_doc_number] => 07615776
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-10
[patent_title] => 'Method of self-assembling electronic circuitry and circuits formed thereby'
[patent_app_type] => utility
[patent_app_number] => 10/538935
[patent_app_country] => US
[patent_app_date] => 2002-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 15
[patent_no_of_words] => 4586
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/615/07615776.pdf
[firstpage_image] =>[orig_patent_app_number] => 10538935
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/538935 | Method of self-assembling electronic circuitry and circuits formed thereby | Dec 17, 2002 | Issued |
Array
(
[id] => 6870154
[patent_doc_number] => 20030082843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-01
[patent_title] => 'Thermopile on an electrical indulating substrate'
[patent_app_type] => new
[patent_app_number] => 10/315082
[patent_app_country] => US
[patent_app_date] => 2002-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1817
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20030082843.pdf
[firstpage_image] =>[orig_patent_app_number] => 10315082
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/315082 | Thermopile on an electrical insulating substrate | Dec 9, 2002 | Issued |
Array
(
[id] => 941230
[patent_doc_number] => 06969621
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-11-29
[patent_title] => 'Contamination distribution apparatus and method'
[patent_app_type] => utility
[patent_app_number] => 10/315480
[patent_app_country] => US
[patent_app_date] => 2002-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 2437
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/969/06969621.pdf
[firstpage_image] =>[orig_patent_app_number] => 10315480
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/315480 | Contamination distribution apparatus and method | Dec 8, 2002 | Issued |
Array
(
[id] => 1014636
[patent_doc_number] => 06893978
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-05-17
[patent_title] => 'Method for oxidizing a metal layer'
[patent_app_type] => utility
[patent_app_number] => 10/309380
[patent_app_country] => US
[patent_app_date] => 2002-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 7111
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/893/06893978.pdf
[firstpage_image] =>[orig_patent_app_number] => 10309380
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/309380 | Method for oxidizing a metal layer | Dec 2, 2002 | Issued |
Array
(
[id] => 903031
[patent_doc_number] => 07335573
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-26
[patent_title] => 'Vehicle, display device and manufacturing method for a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 10/303080
[patent_app_country] => US
[patent_app_date] => 2002-11-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 38
[patent_no_of_words] => 18913
[patent_no_of_claims] => 39
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/335/07335573.pdf
[firstpage_image] =>[orig_patent_app_number] => 10303080
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/303080 | Vehicle, display device and manufacturing method for a semiconductor device | Nov 24, 2002 | Issued |
Array
(
[id] => 1101614
[patent_doc_number] => 06815273
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-09
[patent_title] => 'Method of manufacturing semiconductor devices'
[patent_app_type] => B2
[patent_app_number] => 10/292830
[patent_app_country] => US
[patent_app_date] => 2002-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 69
[patent_no_of_words] => 18344
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/815/06815273.pdf
[firstpage_image] =>[orig_patent_app_number] => 10292830
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/292830 | Method of manufacturing semiconductor devices | Nov 11, 2002 | Issued |
Array
(
[id] => 6829924
[patent_doc_number] => 20030180982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-25
[patent_title] => 'Retrograde well structure for a CMOS imager'
[patent_app_type] => new
[patent_app_number] => 10/291670
[patent_app_country] => US
[patent_app_date] => 2002-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5807
[patent_no_of_claims] => 119
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 15
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0180/20030180982.pdf
[firstpage_image] =>[orig_patent_app_number] => 10291670
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/291670 | Retrograde well structure for a CMOS imager | Nov 11, 2002 | Issued |
Array
(
[id] => 6791823
[patent_doc_number] => 20030087167
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-08
[patent_title] => 'Method for fabricating a mask for semiconductor structures'
[patent_app_type] => new
[patent_app_number] => 10/291070
[patent_app_country] => US
[patent_app_date] => 2002-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3020
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0087/20030087167.pdf
[firstpage_image] =>[orig_patent_app_number] => 10291070
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/291070 | Method for fabricating a mask for semiconductor structures | Nov 7, 2002 | Issued |
Array
(
[id] => 1005320
[patent_doc_number] => 06905914
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-06-14
[patent_title] => 'Wafer level package and fabrication method'
[patent_app_type] => utility
[patent_app_number] => 10/291050
[patent_app_country] => US
[patent_app_date] => 2002-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 7124
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/905/06905914.pdf
[firstpage_image] =>[orig_patent_app_number] => 10291050
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/291050 | Wafer level package and fabrication method | Nov 7, 2002 | Issued |
Array
(
[id] => 6685158
[patent_doc_number] => 20030121022
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-26
[patent_title] => 'Method and its apparatus for manufacturing simiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/291270
[patent_app_country] => US
[patent_app_date] => 2002-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 8550
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0121/20030121022.pdf
[firstpage_image] =>[orig_patent_app_number] => 10291270
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/291270 | Method and its apparatus for manufacturing semiconductor device | Nov 7, 2002 | Issued |
Array
(
[id] => 6801327
[patent_doc_number] => 20030096492
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-22
[patent_title] => 'Method for fabricating semiconductor integrated circuit device'
[patent_app_type] => new
[patent_app_number] => 10/288470
[patent_app_country] => US
[patent_app_date] => 2002-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5134
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20030096492.pdf
[firstpage_image] =>[orig_patent_app_number] => 10288470
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/288470 | Method of fabricating semiconductor integrated circuit device | Nov 5, 2002 | Issued |
Array
(
[id] => 6768052
[patent_doc_number] => 20030213992
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-11-20
[patent_title] => 'Semiconductor device'
[patent_app_type] => new
[patent_app_number] => 10/288370
[patent_app_country] => US
[patent_app_date] => 2002-11-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 4634
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0213/20030213992.pdf
[firstpage_image] =>[orig_patent_app_number] => 10288370
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/288370 | Semiconductor device | Nov 5, 2002 | Abandoned |
Array
(
[id] => 6827660
[patent_doc_number] => 20030178718
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-25
[patent_title] => 'Hermetically enhanced plastic package for microelectronics and manufacturing process'
[patent_app_type] => new
[patent_app_number] => 10/290070
[patent_app_country] => US
[patent_app_date] => 2002-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2881
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20030178718.pdf
[firstpage_image] =>[orig_patent_app_number] => 10290070
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/290070 | Hermetically enhanced plastic package for microelectronics and manufacturing process | Nov 4, 2002 | Abandoned |
Array
(
[id] => 6792118
[patent_doc_number] => 20030087462
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-08
[patent_title] => 'Semiconductor light emitting device and method for producing the same'
[patent_app_type] => new
[patent_app_number] => 10/285170
[patent_app_country] => US
[patent_app_date] => 2002-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8602
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0087/20030087462.pdf
[firstpage_image] =>[orig_patent_app_number] => 10285170
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/285170 | Semiconductor light emitting device and method for producing the same | Oct 29, 2002 | Issued |
Array
(
[id] => 7383714
[patent_doc_number] => 20040082201
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-29
[patent_title] => 'Ultra-violet treatment of a tunnel barrier layer through an overlayer a tunnel junction device'
[patent_app_type] => new
[patent_app_number] => 10/282670
[patent_app_country] => US
[patent_app_date] => 2002-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5353
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20040082201.pdf
[firstpage_image] =>[orig_patent_app_number] => 10282670
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/282670 | Ultra-violet treatment of a tunnel barrier layer through an overlayer a tunnel junction device | Oct 28, 2002 | Issued |
Array
(
[id] => 1059479
[patent_doc_number] => 06852569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-02-08
[patent_title] => 'Method of fabricating multilayer ceramic substrate'
[patent_app_type] => utility
[patent_app_number] => 10/281270
[patent_app_country] => US
[patent_app_date] => 2002-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 7720
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/852/06852569.pdf
[firstpage_image] =>[orig_patent_app_number] => 10281270
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/281270 | Method of fabricating multilayer ceramic substrate | Oct 27, 2002 | Issued |
Array
(
[id] => 6870237
[patent_doc_number] => 20030082926
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-05-01
[patent_title] => 'Pattern formation method'
[patent_app_type] => new
[patent_app_number] => 10/279070
[patent_app_country] => US
[patent_app_date] => 2002-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5247
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0082/20030082926.pdf
[firstpage_image] =>[orig_patent_app_number] => 10279070
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/279070 | Pattern formation method | Oct 23, 2002 | Issued |
Array
(
[id] => 7167319
[patent_doc_number] => 20040077155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-04-22
[patent_title] => 'Method for fabricating laminated silicon gate electrode'
[patent_app_type] => new
[patent_app_number] => 10/274570
[patent_app_country] => US
[patent_app_date] => 2002-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3290
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20040077155.pdf
[firstpage_image] =>[orig_patent_app_number] => 10274570
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/274570 | Method for fabricating laminated silicon gate electrode | Oct 20, 2002 | Issued |
Array
(
[id] => 769181
[patent_doc_number] => 07005390
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-02-28
[patent_title] => 'Replenishment of surface carbon and surface passivation of low-k porous silicon-based dielectric materials'
[patent_app_type] => utility
[patent_app_number] => 10/268132
[patent_app_country] => US
[patent_app_date] => 2002-10-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5625
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/005/07005390.pdf
[firstpage_image] =>[orig_patent_app_number] => 10268132
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/268132 | Replenishment of surface carbon and surface passivation of low-k porous silicon-based dielectric materials | Oct 8, 2002 | Issued |
Array
(
[id] => 1151823
[patent_doc_number] => 06767770
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-27
[patent_title] => 'Method of forming self-aligned thin capacitively-coupled thyristor structure'
[patent_app_type] => B1
[patent_app_number] => 10/262770
[patent_app_country] => US
[patent_app_date] => 2002-10-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 19
[patent_no_of_words] => 5254
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/767/06767770.pdf
[firstpage_image] =>[orig_patent_app_number] => 10262770
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/262770 | Method of forming self-aligned thin capacitively-coupled thyristor structure | Sep 30, 2002 | Issued |