
Lalrinfamkim Hmar Malsawma
Examiner (ID: 2370)
| Most Active Art Unit | 2892 |
| Art Unit(s) | 2823, 2892, 2825 |
| Total Applications | 1951 |
| Issued Applications | 1709 |
| Pending Applications | 105 |
| Abandoned Applications | 179 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 1270265
[patent_doc_number] => 06653216
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-25
[patent_title] => 'Transparent electrode forming apparatus and method of fabricating active matrix substrate'
[patent_app_type] => B1
[patent_app_number] => 09/840220
[patent_app_country] => US
[patent_app_date] => 2001-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 28
[patent_no_of_words] => 11675
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/653/06653216.pdf
[firstpage_image] =>[orig_patent_app_number] => 09840220
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/840220 | Transparent electrode forming apparatus and method of fabricating active matrix substrate | Apr 22, 2001 | Issued |
Array
(
[id] => 6141766
[patent_doc_number] => 20020001911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-03
[patent_title] => 'Method for fabricating avalanche photodiode'
[patent_app_type] => new
[patent_app_number] => 09/839930
[patent_app_country] => US
[patent_app_date] => 2001-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2329
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20020001911.pdf
[firstpage_image] =>[orig_patent_app_number] => 09839930
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/839930 | Method for fabricating avalanche photodiode | Apr 19, 2001 | Issued |
Array
(
[id] => 6269391
[patent_doc_number] => 20020105003
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-08-08
[patent_title] => 'Light emitting diode and method of making the same'
[patent_app_type] => new
[patent_app_number] => 09/828060
[patent_app_country] => US
[patent_app_date] => 2001-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2721
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0105/20020105003.pdf
[firstpage_image] =>[orig_patent_app_number] => 09828060
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/828060 | Light emitting diode and method of making the same | Apr 5, 2001 | Issued |
Array
(
[id] => 1241127
[patent_doc_number] => 06682950
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-01-27
[patent_title] => 'Light emitting diode and method of making the same'
[patent_app_type] => B2
[patent_app_number] => 09/826490
[patent_app_country] => US
[patent_app_date] => 2001-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2567
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/682/06682950.pdf
[firstpage_image] =>[orig_patent_app_number] => 09826490
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/826490 | Light emitting diode and method of making the same | Apr 4, 2001 | Issued |
Array
(
[id] => 996547
[patent_doc_number] => 06913986
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-07-05
[patent_title] => 'Method and apparatus for fabricating a thin film and thin film transistor and method of fabricating same'
[patent_app_type] => utility
[patent_app_number] => 10/240570
[patent_app_country] => US
[patent_app_date] => 2001-04-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 32
[patent_no_of_words] => 14211
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/913/06913986.pdf
[firstpage_image] =>[orig_patent_app_number] => 10240570
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/240570 | Method and apparatus for fabricating a thin film and thin film transistor and method of fabricating same | Apr 3, 2001 | Issued |
Array
(
[id] => 1595683
[patent_doc_number] => 06492255
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-12-10
[patent_title] => 'Semiconductor chip and method manufacturing the same'
[patent_app_type] => B2
[patent_app_number] => 09/821070
[patent_app_country] => US
[patent_app_date] => 2001-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 43
[patent_no_of_words] => 14291
[patent_no_of_claims] => 65
[patent_no_of_ind_claims] => 11
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/492/06492255.pdf
[firstpage_image] =>[orig_patent_app_number] => 09821070
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/821070 | Semiconductor chip and method manufacturing the same | Mar 29, 2001 | Issued |
Array
(
[id] => 5906619
[patent_doc_number] => 20020142514
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-03
[patent_title] => 'Microelectronic assembly with die support and method'
[patent_app_type] => new
[patent_app_number] => 09/819393
[patent_app_country] => US
[patent_app_date] => 2001-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2688
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20020142514.pdf
[firstpage_image] =>[orig_patent_app_number] => 09819393
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/819393 | Microelectronic assembly with die support and method | Mar 27, 2001 | Issued |
Array
(
[id] => 5906744
[patent_doc_number] => 20020142539
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-10-03
[patent_title] => 'Self-aligned method for fabricating a capacitor under bit-line (cub) dynamic random access memory (DRAM) cell structure'
[patent_app_type] => new
[patent_app_number] => 09/820390
[patent_app_country] => US
[patent_app_date] => 2001-03-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 7059
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 303
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20020142539.pdf
[firstpage_image] =>[orig_patent_app_number] => 09820390
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/820390 | Self-aligned method for fabricating a capacitor under bit-line (cub) dynamic random access memory (DRAM) cell structure | Mar 27, 2001 | Issued |
Array
(
[id] => 6907605
[patent_doc_number] => 20010010372
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-02
[patent_title] => 'Method of fabricating a group III-V semiconductor light emitting device with reduced piezoelectric fields and increased efficiency'
[patent_app_type] => new
[patent_app_number] => 09/813570
[patent_app_country] => US
[patent_app_date] => 2001-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2672
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20010010372.pdf
[firstpage_image] =>[orig_patent_app_number] => 09813570
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/813570 | Method of fabricating a group III-V semiconductor light emitting device with reduced piezoelectric fields and increased efficiency | Mar 19, 2001 | Abandoned |
Array
(
[id] => 5844621
[patent_doc_number] => 20020132474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-19
[patent_title] => 'Barrier-metal-free copper damascene technology using atomic hydrogen enhanced reflow'
[patent_app_type] => new
[patent_app_number] => 09/809670
[patent_app_country] => US
[patent_app_date] => 2001-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4246
[patent_no_of_claims] => 73
[patent_no_of_ind_claims] => 16
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0132/20020132474.pdf
[firstpage_image] =>[orig_patent_app_number] => 09809670
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/809670 | Barrier-metal-free copper damascene technology using atomic hydrogen enhanced reflow | Mar 14, 2001 | Issued |
Array
(
[id] => 5844594
[patent_doc_number] => 20020132458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-09-19
[patent_title] => 'Method for fabricating a MOS transistor of an embedded memory'
[patent_app_type] => new
[patent_app_number] => 09/803880
[patent_app_country] => US
[patent_app_date] => 2001-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 2653
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0132/20020132458.pdf
[firstpage_image] =>[orig_patent_app_number] => 09803880
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/803880 | Method for fabricating a MOS transistor of an embedded memory | Mar 12, 2001 | Abandoned |
Array
(
[id] => 1500332
[patent_doc_number] => 06486038
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-26
[patent_title] => 'Method for and device having STI using partial etch trench bottom liner'
[patent_app_type] => B1
[patent_app_number] => 09/804360
[patent_app_country] => US
[patent_app_date] => 2001-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 4801
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/486/06486038.pdf
[firstpage_image] =>[orig_patent_app_number] => 09804360
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/804360 | Method for and device having STI using partial etch trench bottom liner | Mar 11, 2001 | Issued |
Array
(
[id] => 1401570
[patent_doc_number] => 06534363
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-03-18
[patent_title] => 'High voltage oxidation method for highly reliable flash memory devices'
[patent_app_type] => B2
[patent_app_number] => 09/803400
[patent_app_country] => US
[patent_app_date] => 2001-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 17
[patent_no_of_words] => 3748
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/534/06534363.pdf
[firstpage_image] =>[orig_patent_app_number] => 09803400
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/803400 | High voltage oxidation method for highly reliable flash memory devices | Mar 11, 2001 | Issued |
Array
(
[id] => 6876104
[patent_doc_number] => 20010006257
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-05
[patent_title] => 'Method of fabricating a three-dimensional system-on-chip and its structure'
[patent_app_type] => new-utility
[patent_app_number] => 09/797542
[patent_app_country] => US
[patent_app_date] => 2001-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2938
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0006/20010006257.pdf
[firstpage_image] =>[orig_patent_app_number] => 09797542
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/797542 | Three-dimensional system-on-chip structure | Feb 28, 2001 | Issued |
Array
(
[id] => 1185317
[patent_doc_number] => 06738289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-18
[patent_title] => 'Non-volatile memory with improved programming and method therefor'
[patent_app_type] => B2
[patent_app_number] => 09/793370
[patent_app_country] => US
[patent_app_date] => 2001-02-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 7219
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 18
[patent_words_short_claim] => 17
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/738/06738289.pdf
[firstpage_image] =>[orig_patent_app_number] => 09793370
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/793370 | Non-volatile memory with improved programming and method therefor | Feb 25, 2001 | Issued |
Array
(
[id] => 6359062
[patent_doc_number] => 20020058368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-05-16
[patent_title] => 'Method of fabricating a dummy gate electrode of an ESD protecting device'
[patent_app_type] => new
[patent_app_number] => 09/790800
[patent_app_country] => US
[patent_app_date] => 2001-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3236
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0058/20020058368.pdf
[firstpage_image] =>[orig_patent_app_number] => 09790800
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/790800 | Method of fabricating a dummy gate electrode of an ESD protecting device | Feb 22, 2001 | Abandoned |
Array
(
[id] => 6891646
[patent_doc_number] => 20010017808
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-30
[patent_title] => 'Non-volatile memory cell having bilayered floating gate and fabricating method thereof'
[patent_app_type] => new
[patent_app_number] => 09/791910
[patent_app_country] => US
[patent_app_date] => 2001-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3963
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0017/20010017808.pdf
[firstpage_image] =>[orig_patent_app_number] => 09791910
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/791910 | Non-volatile memory cell having bilayered floating gate and fabricating method thereof | Feb 21, 2001 | Issued |
Array
(
[id] => 6900101
[patent_doc_number] => 20010009777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-07-26
[patent_title] => 'Method of etching a wafer layer using a sacrificial wall and structure formed thereby'
[patent_app_type] => new
[patent_app_number] => 09/788821
[patent_app_country] => US
[patent_app_date] => 2001-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3520
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0009/20010009777.pdf
[firstpage_image] =>[orig_patent_app_number] => 09788821
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/788821 | Method of etching a wafer layer using a sacrificial wall and structure formed thereby | Feb 19, 2001 | Abandoned |
Array
(
[id] => 6893132
[patent_doc_number] => 20010015498
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-23
[patent_title] => 'Semiconductor device and method of fabricating the same'
[patent_app_type] => new
[patent_app_number] => 09/785180
[patent_app_country] => US
[patent_app_date] => 2001-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3250
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20010015498.pdf
[firstpage_image] =>[orig_patent_app_number] => 09785180
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/785180 | Method of manufacturing a semiconductor device with air gaps formed between metal leads | Feb 19, 2001 | Issued |
Array
(
[id] => 588919
[patent_doc_number] => 07435613
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-10-14
[patent_title] => 'Methods of fabricating a membrane with improved mechanical integrity'
[patent_app_type] => utility
[patent_app_number] => 09/781820
[patent_app_country] => US
[patent_app_date] => 2001-02-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 33
[patent_no_of_words] => 4334
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/435/07435613.pdf
[firstpage_image] =>[orig_patent_app_number] => 09781820
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/781820 | Methods of fabricating a membrane with improved mechanical integrity | Feb 11, 2001 | Issued |