| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 1600376
[patent_doc_number] => 06475873
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-05
[patent_title] => 'Method of forming laser trimmable thin-film resistors in a fully planarized integrated circuit technology'
[patent_app_type] => B1
[patent_app_number] => 09/631581
[patent_app_country] => US
[patent_app_date] => 2000-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 2612
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/475/06475873.pdf
[firstpage_image] =>[orig_patent_app_number] => 09631581
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/631581 | Method of forming laser trimmable thin-film resistors in a fully planarized integrated circuit technology | Aug 3, 2000 | Issued |
Array
(
[id] => 1381915
[patent_doc_number] => 06551894
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-22
[patent_title] => 'Stacked capacitor-type semiconductor storage device and manufacturing method thereof'
[patent_app_type] => B1
[patent_app_number] => 09/631830
[patent_app_country] => US
[patent_app_date] => 2000-08-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 49
[patent_no_of_words] => 5131
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/551/06551894.pdf
[firstpage_image] =>[orig_patent_app_number] => 09631830
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/631830 | Stacked capacitor-type semiconductor storage device and manufacturing method thereof | Aug 2, 2000 | Issued |
| 09/632031 | Lithographic mask for semiconductor devices with a polygonal-section etch window, in particular having a section of at least six sides | Aug 1, 2000 | Abandoned |
Array
(
[id] => 1458670
[patent_doc_number] => 06426239
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-07-30
[patent_title] => 'Method of manufacturing a semiconductor component having a fixed electrode between two flexible diaphragms'
[patent_app_type] => B1
[patent_app_number] => 09/629611
[patent_app_country] => US
[patent_app_date] => 2000-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 4062
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/426/06426239.pdf
[firstpage_image] =>[orig_patent_app_number] => 09629611
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/629611 | Method of manufacturing a semiconductor component having a fixed electrode between two flexible diaphragms | Jul 30, 2000 | Issued |
Array
(
[id] => 1534473
[patent_doc_number] => 06489177
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-03
[patent_title] => 'Modulator-integrated semiconductor laser and method of fabricating the same'
[patent_app_type] => B1
[patent_app_number] => 09/627311
[patent_app_country] => US
[patent_app_date] => 2000-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 22
[patent_no_of_words] => 2728
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/489/06489177.pdf
[firstpage_image] =>[orig_patent_app_number] => 09627311
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/627311 | Modulator-integrated semiconductor laser and method of fabricating the same | Jul 26, 2000 | Issued |
Array
(
[id] => 1414955
[patent_doc_number] => 06511860
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-01-28
[patent_title] => 'Method for manufacturing a thermopile on an electrically insulating substrate'
[patent_app_type] => B1
[patent_app_number] => 09/624340
[patent_app_country] => US
[patent_app_date] => 2000-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 10
[patent_no_of_words] => 1809
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 238
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/511/06511860.pdf
[firstpage_image] =>[orig_patent_app_number] => 09624340
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/624340 | Method for manufacturing a thermopile on an electrically insulating substrate | Jul 23, 2000 | Issued |
Array
(
[id] => 1550326
[patent_doc_number] => 06399447
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-06-04
[patent_title] => 'Method of producing dynamic random access memory (DRAM) cell with folded bitline vertical transistor'
[patent_app_type] => B1
[patent_app_number] => 09/619671
[patent_app_country] => US
[patent_app_date] => 2000-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 18
[patent_no_of_words] => 5085
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/399/06399447.pdf
[firstpage_image] =>[orig_patent_app_number] => 09619671
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/619671 | Method of producing dynamic random access memory (DRAM) cell with folded bitline vertical transistor | Jul 18, 2000 | Issued |
Array
(
[id] => 1395171
[patent_doc_number] => 06541395
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-01
[patent_title] => 'Semiconductor processing method of forming field effect transistors'
[patent_app_type] => B1
[patent_app_number] => 09/616959
[patent_app_country] => US
[patent_app_date] => 2000-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3332
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 208
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/541/06541395.pdf
[firstpage_image] =>[orig_patent_app_number] => 09616959
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/616959 | Semiconductor processing method of forming field effect transistors | Jul 12, 2000 | Issued |
Array
(
[id] => 1500236
[patent_doc_number] => 06486012
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-26
[patent_title] => 'Semiconductor device having field effect transistors different in thickness of gate electrodes and process of fabrication thereof'
[patent_app_type] => B1
[patent_app_number] => 09/614700
[patent_app_country] => US
[patent_app_date] => 2000-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 5431
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/486/06486012.pdf
[firstpage_image] =>[orig_patent_app_number] => 09614700
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/614700 | Semiconductor device having field effect transistors different in thickness of gate electrodes and process of fabrication thereof | Jul 11, 2000 | Issued |
Array
(
[id] => 1453516
[patent_doc_number] => 06461921
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Semiconductor device having channel stopper portions integrally formed as part of a well'
[patent_app_type] => B1
[patent_app_number] => 09/613830
[patent_app_country] => US
[patent_app_date] => 2000-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 43
[patent_no_of_words] => 8855
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 379
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/461/06461921.pdf
[firstpage_image] =>[orig_patent_app_number] => 09613830
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/613830 | Semiconductor device having channel stopper portions integrally formed as part of a well | Jul 10, 2000 | Issued |
Array
(
[id] => 1284204
[patent_doc_number] => 06642544
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-11-04
[patent_title] => 'Display apparatus using electroluminscence elements and method of manufacturing the same'
[patent_app_type] => B1
[patent_app_number] => 09/610241
[patent_app_country] => US
[patent_app_date] => 2000-07-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 5240
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/642/06642544.pdf
[firstpage_image] =>[orig_patent_app_number] => 09610241
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/610241 | Display apparatus using electroluminscence elements and method of manufacturing the same | Jul 4, 2000 | Issued |
Array
(
[id] => 1396585
[patent_doc_number] => 06531359
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-03-11
[patent_title] => 'Method for fabricating a memory cell array'
[patent_app_type] => B1
[patent_app_number] => 09/596420
[patent_app_country] => US
[patent_app_date] => 2000-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2809
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 226
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/531/06531359.pdf
[firstpage_image] =>[orig_patent_app_number] => 09596420
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/596420 | Method for fabricating a memory cell array | Jun 18, 2000 | Issued |
| 09/592171 | Method for manufacturing semiconductor device having uniform silicon glass film | Jun 11, 2000 | Abandoned |
Array
(
[id] => 7636667
[patent_doc_number] => 06379988
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-30
[patent_title] => 'Pre-release plastic packaging of MEMS and IMEMS devices'
[patent_app_type] => B1
[patent_app_number] => 09/572720
[patent_app_country] => US
[patent_app_date] => 2000-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 31
[patent_no_of_words] => 7669
[patent_no_of_claims] => 88
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 13
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/379/06379988.pdf
[firstpage_image] =>[orig_patent_app_number] => 09572720
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/572720 | Pre-release plastic packaging of MEMS and IMEMS devices | May 15, 2000 | Issued |
Array
(
[id] => 1331983
[patent_doc_number] => 06596557
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-22
[patent_title] => 'Integrated optical devices and methods of making such devices'
[patent_app_type] => B1
[patent_app_number] => 09/572570
[patent_app_country] => US
[patent_app_date] => 2000-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 100
[patent_no_of_words] => 7852
[patent_no_of_claims] => 43
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/596/06596557.pdf
[firstpage_image] =>[orig_patent_app_number] => 09572570
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/572570 | Integrated optical devices and methods of making such devices | May 15, 2000 | Issued |
Array
(
[id] => 1441023
[patent_doc_number] => 06335252
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-01-01
[patent_title] => 'Semiconductor device manufacturing method'
[patent_app_type] => B1
[patent_app_number] => 09/564550
[patent_app_country] => US
[patent_app_date] => 2000-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 45
[patent_no_of_words] => 7522
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 269
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/335/06335252.pdf
[firstpage_image] =>[orig_patent_app_number] => 09564550
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/564550 | Semiconductor device manufacturing method | May 3, 2000 | Issued |
Array
(
[id] => 1474382
[patent_doc_number] => 06387728
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-14
[patent_title] => 'Method for fabricating a stacked chip package'
[patent_app_type] => B1
[patent_app_number] => 09/562910
[patent_app_country] => US
[patent_app_date] => 2000-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 8
[patent_no_of_words] => 2269
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/387/06387728.pdf
[firstpage_image] =>[orig_patent_app_number] => 09562910
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/562910 | Method for fabricating a stacked chip package | May 1, 2000 | Issued |
Array
(
[id] => 6668981
[patent_doc_number] => 20030113965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-06-19
[patent_title] => 'METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE'
[patent_app_type] => new
[patent_app_number] => 09/553331
[patent_app_country] => US
[patent_app_date] => 2000-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4826
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 185
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20030113965.pdf
[firstpage_image] =>[orig_patent_app_number] => 09553331
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/553331 | Method of manufacturing a semiconductor device | Apr 19, 2000 | Issued |
Array
(
[id] => 1399565
[patent_doc_number] => 06545318
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-04-08
[patent_title] => 'Semiconductor device and manufacturing method thereof'
[patent_app_type] => B1
[patent_app_number] => 09/548311
[patent_app_country] => US
[patent_app_date] => 2000-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 28
[patent_no_of_words] => 14294
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/545/06545318.pdf
[firstpage_image] =>[orig_patent_app_number] => 09548311
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/548311 | Semiconductor device and manufacturing method thereof | Apr 11, 2000 | Issued |
Array
(
[id] => 4336428
[patent_doc_number] => 06333235
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-12-25
[patent_title] => 'Method for forming SiGe bipolar transistor'
[patent_app_type] => 1
[patent_app_number] => 9/547871
[patent_app_country] => US
[patent_app_date] => 2000-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 5010
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 741
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/333/06333235.pdf
[firstpage_image] =>[orig_patent_app_number] => 547871
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/547871 | Method for forming SiGe bipolar transistor | Apr 11, 2000 | Issued |