Lam T Mai

Array ( [id] => 19789098 [patent_doc_number] => 20250062777 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-02-20 [patent_title] => SYSTEM AND METHOD FOR DATA STORAGE, TRANSFER, SYNCHRONIZATION, AND SECURITY USING AUTOMATED MODEL MONITORING AND TRAINING WITH DYADIC DISTRIBUTION-BASED SIMULTANEOUS COMPRESSION AND ENCRYPTION [patent_app_type] => utility [patent_app_number] => 18/939537 [patent_app_country] => US [patent_app_date] => 2024-11-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 26077 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18939537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20132781 [patent_doc_number] => 12375099 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-07-29 [patent_title] => Entropy encoding and decoding scheme [patent_app_type] => utility [patent_app_number] => 18/742321 [patent_app_country] => US [patent_app_date] => 2024-06-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 30 [patent_no_of_words] => 41345 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18742321 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19850332 [patent_doc_number] => 20250095683 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-20 [patent_title] => INFORMATION PROCESSING DEVICE, MAGNETIC RECORDING/REPRODUCING DEVICE, AND MAGNETIC RECORDING/REPRODUCING SYSTEM [patent_app_type] => utility [patent_app_number] => 18/740842 [patent_app_country] => US [patent_app_date] => 2024-06-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5279 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18740842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20382515 [patent_doc_number] => 20250365008 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-27 [patent_title] => METHODS OF CONSTRUCTING AND USING LOW-POWER QDE-ZIPPER CODES, AND SYSTEMS, APPARATUSES, METHODS, AND NON-TRANSITORY COMPUTER-READABLE STORAGE DEVICES EMPLOYING SAME [patent_app_type] => utility [patent_app_number] => 18/671663 [patent_app_country] => US [patent_app_date] => 2024-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5244 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -15 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18671663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20000600 [patent_doc_number] => 20250138822 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-01 [patent_title] => SYSTEMS AND METHODS FOR INSTRUCTION-SET AWARE ARITHMETIC CODING FOR EFFICIENT CODE COMPRESSION [patent_app_type] => utility [patent_app_number] => 18/666540 [patent_app_country] => US [patent_app_date] => 2024-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7164 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 62 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18666540 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20353440 [patent_doc_number] => 20250350292 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-13 [patent_title] => DIGITAL-TO-ANALOG CONVERTER CALIBRATION SYSTEM [patent_app_type] => utility [patent_app_number] => 18/658789 [patent_app_country] => US [patent_app_date] => 2024-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6192 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18658789 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20054579 [patent_doc_number] => 20250192801 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-12 [patent_title] => DATA PROCESSING METHOD AND DATA PROCESSING APPARATUS [patent_app_type] => utility [patent_app_number] => 18/650118 [patent_app_country] => US [patent_app_date] => 2024-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1123 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 34 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18650118 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19547322 [patent_doc_number] => 20240364358 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-10-31 [patent_title] => SIGMA-DELTA MODULATOR AND METHOD FOR OPERATING A SIGMA-DELTA MODULATOR [patent_app_type] => utility [patent_app_number] => 18/641888 [patent_app_country] => US [patent_app_date] => 2024-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2126 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -8 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18641888 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19821926 [patent_doc_number] => 20250080133 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-03-06 [patent_title] => OPTIMIZATIONS FOR RESOLVER-TO-DIGITAL CONVERTERS [patent_app_type] => utility [patent_app_number] => 18/637102 [patent_app_country] => US [patent_app_date] => 2024-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12431 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -19 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18637102 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20298410 [patent_doc_number] => 20250323653 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-10-16 [patent_title] => SELF-CALIBRATING DELAY LINE FLASH ADC AND TRACKING CIRCUITRY [patent_app_type] => utility [patent_app_number] => 18/636667 [patent_app_country] => US [patent_app_date] => 2024-04-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9492 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -20 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18636667 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20404810 [patent_doc_number] => 12494794 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-12-09 [patent_title] => Analog-to-digital converter (ADC) having selective comparator offset error tracking and related corrections [patent_app_type] => utility [patent_app_number] => 18/629230 [patent_app_country] => US [patent_app_date] => 2024-04-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 9590 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18629230 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19469162 [patent_doc_number] => 20240322832 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-09-26 [patent_title] => Analog-to-digital conversion apparatus and method having dynamic gain compensation mechanism [patent_app_type] => utility [patent_app_number] => 18/613185 [patent_app_country] => US [patent_app_date] => 2024-03-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 5029 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -12 [patent_words_short_claim] => 324 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18613185 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20251801 [patent_doc_number] => 20250300670 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-25 [patent_title] => BUS CONTROL FOR DC/DC CONVERTERS [patent_app_type] => utility [patent_app_number] => 18/609686 [patent_app_country] => US [patent_app_date] => 2024-03-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2397 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18609686 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19286717 [patent_doc_number] => 20240223197 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-07-04 [patent_title] => Method for Compensating Electrical Device Variabilities in Configurable-Output Circuit and Device [patent_app_type] => utility [patent_app_number] => 18/601429 [patent_app_country] => US [patent_app_date] => 2024-03-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7923 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 83 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18601429 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19421538 [patent_doc_number] => 20240297662 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-09-05 [patent_title] => RELATING TO QUANTUM COMPUTING [patent_app_type] => utility [patent_app_number] => 18/599045 [patent_app_country] => US [patent_app_date] => 2024-03-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2415 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18599045 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19453665 [patent_doc_number] => 20240313795 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-09-19 [patent_title] => REAL-EQUIVALENT-TIME OSCILLOSCOPE AND WIDEBAND REAL-TIME SPECTRUM ANALYZER [patent_app_type] => utility [patent_app_number] => 18/591468 [patent_app_country] => US [patent_app_date] => 2024-02-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 6848 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18591468 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20020407 [patent_doc_number] => 20250158629 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-15 [patent_title] => DEVICE AND METHODS FOR RECONFIGURABLE ANALOG INPUT MONITORING [patent_app_type] => utility [patent_app_number] => 18/440552 [patent_app_country] => US [patent_app_date] => 2024-02-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 35 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18440552 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19393586 [patent_doc_number] => 20240283456 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-08-22 [patent_title] => Operation stage of pipeline analog-to-digital converter (ADC) and multiplying circuit thereof [patent_app_type] => utility [patent_app_number] => 18/420801 [patent_app_country] => US [patent_app_date] => 2024-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4184 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18420801 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19365020 [patent_doc_number] => 20240267054 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2024-08-08 [patent_title] => Signal receiving circuit and calibration method thereof [patent_app_type] => utility [patent_app_number] => 18/414501 [patent_app_country] => US [patent_app_date] => 2024-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3310 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 100 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18414501 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20020409 [patent_doc_number] => 20250158631 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-15 [patent_title] => METHODS AND SYSTEMS OF UTILIZING ANALOG-TO-DIGITAL CONVERTER (ADC) FOR MULTIPLY-ACCUMULATOR (MAC) [patent_app_type] => utility [patent_app_number] => 18/414882 [patent_app_country] => US [patent_app_date] => 2024-01-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 196 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18414882 [rel_patent_id] =>[rel_patent_doc_number] =>)