
Lam T. Mai
Examiner (ID: 13914)
| Most Active Art Unit | 2845 |
| Art Unit(s) | 2819, 2845 |
| Total Applications | 2568 |
| Issued Applications | 2446 |
| Pending Applications | 84 |
| Abandoned Applications | 75 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5926670
[patent_doc_number] => 20110037629
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-17
[patent_title] => 'Coupled Delta-Sigma Modulators'
[patent_app_type] => utility
[patent_app_number] => 12/539879
[patent_app_country] => US
[patent_app_date] => 2009-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3340
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20110037629.pdf
[firstpage_image] =>[orig_patent_app_number] => 12539879
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/539879 | Coupled delta-sigma modulators | Aug 11, 2009 | Issued |
Array
(
[id] => 4473511
[patent_doc_number] => 07944376
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-17
[patent_title] => 'Technique for improving modulation performance of translational loop RF transmitters'
[patent_app_type] => utility
[patent_app_number] => 12/533808
[patent_app_country] => US
[patent_app_date] => 2009-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 28
[patent_no_of_words] => 8788
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/944/07944376.pdf
[firstpage_image] =>[orig_patent_app_number] => 12533808
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/533808 | Technique for improving modulation performance of translational loop RF transmitters | Jul 30, 2009 | Issued |
Array
(
[id] => 7698819
[patent_doc_number] => 20110227771
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-09-22
[patent_title] => 'INEXPENSIVELY IMPROVING RESOLUTION AND REDUCING NOISE OF LOW-NOISE SIGNALS'
[patent_app_type] => utility
[patent_app_number] => 12/502807
[patent_app_country] => US
[patent_app_date] => 2009-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3114
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0227/20110227771.pdf
[firstpage_image] =>[orig_patent_app_number] => 12502807
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/502807 | Inexpensively improving resolution and reducing noise of low-noise signals | Jul 13, 2009 | Issued |
Array
(
[id] => 5556119
[patent_doc_number] => 20090267696
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-29
[patent_title] => 'HIGH SLEW RATE AMPLIFIER, ANALOG-TO-DIGITAL CONVERTER USING SAME, CMOS IMAGER USING THE ANALOG-TO-DIGITAL CONVERTER AND RELATED METHODS'
[patent_app_type] => utility
[patent_app_number] => 12/498973
[patent_app_country] => US
[patent_app_date] => 2009-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3734
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0267/20090267696.pdf
[firstpage_image] =>[orig_patent_app_number] => 12498973
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/498973 | High slew rate amplifier, analog-to-digital converter using same, CMOS imager using the analog-to-digital converter and related methods | Jul 6, 2009 | Issued |
Array
(
[id] => 4478614
[patent_doc_number] => 07868793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-11
[patent_title] => 'Methods and devices for coding and decoding of SML type documents by similarities'
[patent_app_type] => utility
[patent_app_number] => 12/496280
[patent_app_country] => US
[patent_app_date] => 2009-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 14213
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/868/07868793.pdf
[firstpage_image] =>[orig_patent_app_number] => 12496280
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/496280 | Methods and devices for coding and decoding of SML type documents by similarities | Jun 30, 2009 | Issued |
Array
(
[id] => 7739568
[patent_doc_number] => 20120019296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-01-26
[patent_title] => 'Circuit With a Time to Digital Converter and Phase Measuring Method'
[patent_app_type] => utility
[patent_app_number] => 13/000732
[patent_app_country] => US
[patent_app_date] => 2009-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4268
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20120019296.pdf
[firstpage_image] =>[orig_patent_app_number] => 13000732
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/000732 | Circuit with a time to digital converter and phase measuring method | Jun 29, 2009 | Issued |
Array
(
[id] => 6332043
[patent_doc_number] => 20100328115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-30
[patent_title] => 'DICTIONARY-BASED ORDER-PRESERVING STRING COMPRESSION FOR MAIN MEMORY COLUMN STORES'
[patent_app_type] => utility
[patent_app_number] => 12/493210
[patent_app_country] => US
[patent_app_date] => 2009-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 6991
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0328/20100328115.pdf
[firstpage_image] =>[orig_patent_app_number] => 12493210
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/493210 | Dictionary-based order-preserving string compression for main memory column stores | Jun 27, 2009 | Issued |
Array
(
[id] => 6556589
[patent_doc_number] => 20100127905
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-05-27
[patent_title] => 'METHOD FOR CALIBRATING ANALOG-TO-DIGITAL CONVERTING CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 12/487626
[patent_app_country] => US
[patent_app_date] => 2009-06-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3147
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0127/20100127905.pdf
[firstpage_image] =>[orig_patent_app_number] => 12487626
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/487626 | Method for calibrating analog-to-digital converting circuits | Jun 17, 2009 | Issued |
Array
(
[id] => 5456580
[patent_doc_number] => 20090256732
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-10-15
[patent_title] => 'FAST COMPRESSION METHOD FOR SCIENTIFIC DATA'
[patent_app_type] => utility
[patent_app_number] => 12/485873
[patent_app_country] => US
[patent_app_date] => 2009-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4414
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0256/20090256732.pdf
[firstpage_image] =>[orig_patent_app_number] => 12485873
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/485873 | Fast compression method for scientific data | Jun 15, 2009 | Issued |
Array
(
[id] => 6404242
[patent_doc_number] => 20100148878
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-06-17
[patent_title] => 'AMPLIFIER WITH DITHER'
[patent_app_type] => utility
[patent_app_number] => 12/484404
[patent_app_country] => US
[patent_app_date] => 2009-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4061
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20100148878.pdf
[firstpage_image] =>[orig_patent_app_number] => 12484404
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/484404 | Amplifier with dither | Jun 14, 2009 | Issued |
Array
(
[id] => 4534683
[patent_doc_number] => 07924203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-04-12
[patent_title] => 'Most significant bits analog to digital converter, and an analog to digital converter including a most significant bits analog to digital converter'
[patent_app_type] => utility
[patent_app_number] => 12/483505
[patent_app_country] => US
[patent_app_date] => 2009-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3611
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/924/07924203.pdf
[firstpage_image] =>[orig_patent_app_number] => 12483505
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/483505 | Most significant bits analog to digital converter, and an analog to digital converter including a most significant bits analog to digital converter | Jun 11, 2009 | Issued |
Array
(
[id] => 6113
[patent_doc_number] => 07812757
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-10-12
[patent_title] => 'Hybrid analog-to-digital converter (ADC) with binary-weighted-capacitor sampling array and a sub-sampling charge-redistributing array for sub-voltage generation'
[patent_app_type] => utility
[patent_app_number] => 12/483250
[patent_app_country] => US
[patent_app_date] => 2009-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6486
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 441
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/812/07812757.pdf
[firstpage_image] =>[orig_patent_app_number] => 12483250
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/483250 | Hybrid analog-to-digital converter (ADC) with binary-weighted-capacitor sampling array and a sub-sampling charge-redistributing array for sub-voltage generation | Jun 11, 2009 | Issued |
Array
(
[id] => 5395687
[patent_doc_number] => 20090315750
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-24
[patent_title] => 'Signal Processors, Signal Processing Methods, and Digital Filter Configuration Methods'
[patent_app_type] => utility
[patent_app_number] => 12/482711
[patent_app_country] => US
[patent_app_date] => 2009-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 12184
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0315/20090315750.pdf
[firstpage_image] =>[orig_patent_app_number] => 12482711
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/482711 | Signal processors, signal processing methods, and digital filter configuration methods | Jun 10, 2009 | Issued |
Array
(
[id] => 8630861
[patent_doc_number] => 08362939
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-01-29
[patent_title] => 'Switched-capacitor pipeline ADC stage'
[patent_app_type] => utility
[patent_app_number] => 12/999567
[patent_app_country] => US
[patent_app_date] => 2009-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4624
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12999567
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/999567 | Switched-capacitor pipeline ADC stage | Jun 10, 2009 | Issued |
Array
(
[id] => 83161
[patent_doc_number] => 07746095
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-29
[patent_title] => 'Memory module and method having improved signal routing topology'
[patent_app_type] => utility
[patent_app_number] => 12/480589
[patent_app_country] => US
[patent_app_date] => 2009-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 3514
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/746/07746095.pdf
[firstpage_image] =>[orig_patent_app_number] => 12480589
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/480589 | Memory module and method having improved signal routing topology | Jun 7, 2009 | Issued |
Array
(
[id] => 4498013
[patent_doc_number] => 07956783
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-07
[patent_title] => 'Analog-to-digital converter using digital output as dither'
[patent_app_type] => utility
[patent_app_number] => 12/478936
[patent_app_country] => US
[patent_app_date] => 2009-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6025
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/956/07956783.pdf
[firstpage_image] =>[orig_patent_app_number] => 12478936
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/478936 | Analog-to-digital converter using digital output as dither | Jun 4, 2009 | Issued |
Array
(
[id] => 5401973
[patent_doc_number] => 20090237286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'FLASH ADC'
[patent_app_type] => utility
[patent_app_number] => 12/476369
[patent_app_country] => US
[patent_app_date] => 2009-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 10325
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0237/20090237286.pdf
[firstpage_image] =>[orig_patent_app_number] => 12476369
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/476369 | Flash ADC | Jun 1, 2009 | Issued |
Array
(
[id] => 4545386
[patent_doc_number] => 07876244
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-01-25
[patent_title] => 'Method for aligning a serial bit stream with a parallel output'
[patent_app_type] => utility
[patent_app_number] => 12/475250
[patent_app_country] => US
[patent_app_date] => 2009-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 5106
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/876/07876244.pdf
[firstpage_image] =>[orig_patent_app_number] => 12475250
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/475250 | Method for aligning a serial bit stream with a parallel output | May 28, 2009 | Issued |
Array
(
[id] => 6377637
[patent_doc_number] => 20100301722
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-02
[patent_title] => 'Method and apparatus concerning sliding parts'
[patent_app_type] => utility
[patent_app_number] => 12/455242
[patent_app_country] => US
[patent_app_date] => 2009-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2716
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0301/20100301722.pdf
[firstpage_image] =>[orig_patent_app_number] => 12455242
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/455242 | Method and apparatus concerning sliding parts | May 27, 2009 | Issued |
Array
(
[id] => 5300798
[patent_doc_number] => 20090295450
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-03
[patent_title] => 'Signal Processing Apparatus, Signal Processing System and Signal Processing Method'
[patent_app_type] => utility
[patent_app_number] => 12/472500
[patent_app_country] => US
[patent_app_date] => 2009-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 24
[patent_no_of_words] => 11444
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0295/20090295450.pdf
[firstpage_image] =>[orig_patent_app_number] => 12472500
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/472500 | Signal processing apparatus, signal processing system and signal processing method | May 26, 2009 | Issued |