
Lan Vinh
Examiner (ID: 2362, Phone: (571)272-1471 , Office: P/1713 )
| Most Active Art Unit | 1713 |
| Art Unit(s) | 1765, 1792, 1713 |
| Total Applications | 1662 |
| Issued Applications | 1401 |
| Pending Applications | 46 |
| Abandoned Applications | 218 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 217085
[patent_doc_number] => 07611995
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-11-03
[patent_title] => 'Method for removing silicon oxide film and processing apparatus'
[patent_app_type] => utility
[patent_app_number] => 10/552262
[patent_app_country] => US
[patent_app_date] => 2004-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 6943
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/611/07611995.pdf
[firstpage_image] =>[orig_patent_app_number] => 10552262
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/552262 | Method for removing silicon oxide film and processing apparatus | Apr 19, 2004 | Issued |
Array
(
[id] => 823639
[patent_doc_number] => 07405163
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2008-07-29
[patent_title] => 'Selectively accelerated plating of metal features'
[patent_app_type] => utility
[patent_app_number] => 10/824069
[patent_app_country] => US
[patent_app_date] => 2004-04-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 10327
[patent_no_of_claims] => 46
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/405/07405163.pdf
[firstpage_image] =>[orig_patent_app_number] => 10824069
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/824069 | Selectively accelerated plating of metal features | Apr 12, 2004 | Issued |
Array
(
[id] => 641776
[patent_doc_number] => 07122475
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-10-17
[patent_title] => 'Methods for using bi-modal abrasive slurries for mechanical and chemical-mechanical planarization of microelectronic-device substrate assemblies'
[patent_app_type] => utility
[patent_app_number] => 10/817494
[patent_app_country] => US
[patent_app_date] => 2004-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4394
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/122/07122475.pdf
[firstpage_image] =>[orig_patent_app_number] => 10817494
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/817494 | Methods for using bi-modal abrasive slurries for mechanical and chemical-mechanical planarization of microelectronic-device substrate assemblies | Mar 31, 2004 | Issued |
Array
(
[id] => 7344844
[patent_doc_number] => 20040192171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Method of producing a glass substrate for a mask blank and method of producing a mask blank'
[patent_app_type] => new
[patent_app_number] => 10/809523
[patent_app_country] => US
[patent_app_date] => 2004-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 10369
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 23
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20040192171.pdf
[firstpage_image] =>[orig_patent_app_number] => 10809523
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/809523 | Method of producing a glass substrate for a mask blank and method of producing a mask blank | Mar 25, 2004 | Abandoned |
Array
(
[id] => 686735
[patent_doc_number] => 07078350
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-07-18
[patent_title] => 'Methods for the optimization of substrate etching in a plasma processing system'
[patent_app_type] => utility
[patent_app_number] => 10/804430
[patent_app_country] => US
[patent_app_date] => 2004-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 22
[patent_no_of_words] => 5166
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/078/07078350.pdf
[firstpage_image] =>[orig_patent_app_number] => 10804430
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/804430 | Methods for the optimization of substrate etching in a plasma processing system | Mar 18, 2004 | Issued |
Array
(
[id] => 7111313
[patent_doc_number] => 20050208769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-09-22
[patent_title] => 'Semiconductor structure'
[patent_app_type] => utility
[patent_app_number] => 10/805471
[patent_app_country] => US
[patent_app_date] => 2004-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2828
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0208/20050208769.pdf
[firstpage_image] =>[orig_patent_app_number] => 10805471
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/805471 | Semiconductor structure | Mar 18, 2004 | Abandoned |
Array
(
[id] => 7344345
[patent_doc_number] => 20040192050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Method for etching semiconductor substrate'
[patent_app_type] => new
[patent_app_number] => 10/802721
[patent_app_country] => US
[patent_app_date] => 2004-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4318
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20040192050.pdf
[firstpage_image] =>[orig_patent_app_number] => 10802721
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/802721 | Method for etching semiconductor substrate | Mar 17, 2004 | Abandoned |
Array
(
[id] => 623945
[patent_doc_number] => 07138654
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-21
[patent_title] => 'Chemical-mechanical polishing proximity correction method and correction pattern thereof'
[patent_app_type] => utility
[patent_app_number] => 10/801884
[patent_app_country] => US
[patent_app_date] => 2004-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 2995
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/138/07138654.pdf
[firstpage_image] =>[orig_patent_app_number] => 10801884
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/801884 | Chemical-mechanical polishing proximity correction method and correction pattern thereof | Mar 14, 2004 | Issued |
Array
(
[id] => 7344219
[patent_doc_number] => 20040192018
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Polysilicon opening polish'
[patent_app_type] => new
[patent_app_number] => 10/799996
[patent_app_country] => US
[patent_app_date] => 2004-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 2214
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 29
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20040192018.pdf
[firstpage_image] =>[orig_patent_app_number] => 10799996
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/799996 | Polysilicon opening polish | Mar 11, 2004 | Issued |
Array
(
[id] => 250813
[patent_doc_number] => 07582569
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-09-01
[patent_title] => 'Distributor and distributing method, plasma processing system and method, and process for fabricating LCD'
[patent_app_type] => utility
[patent_app_number] => 10/591294
[patent_app_country] => US
[patent_app_date] => 2004-03-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 5634
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/582/07582569.pdf
[firstpage_image] =>[orig_patent_app_number] => 10591294
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/591294 | Distributor and distributing method, plasma processing system and method, and process for fabricating LCD | Mar 9, 2004 | Issued |
Array
(
[id] => 630410
[patent_doc_number] => 07132370
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-07
[patent_title] => 'Method for selective removal of high-k material'
[patent_app_type] => utility
[patent_app_number] => 10/797888
[patent_app_country] => US
[patent_app_date] => 2004-03-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3808
[patent_no_of_claims] => 48
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/132/07132370.pdf
[firstpage_image] =>[orig_patent_app_number] => 10797888
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/797888 | Method for selective removal of high-k material | Mar 8, 2004 | Issued |
Array
(
[id] => 7132264
[patent_doc_number] => 20050178740
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Method of dry plasma etching semiconductor materials'
[patent_app_type] => utility
[patent_app_number] => 10/782538
[patent_app_country] => US
[patent_app_date] => 2004-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3883
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0178/20050178740.pdf
[firstpage_image] =>[orig_patent_app_number] => 10782538
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/782538 | Method of dry plasma etching semiconductor materials | Feb 17, 2004 | Issued |
Array
(
[id] => 7061315
[patent_doc_number] => 20050003676
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-06
[patent_title] => 'Use of ammonia for etching organic low-k dielectrics'
[patent_app_type] => utility
[patent_app_number] => 10/762969
[patent_app_country] => US
[patent_app_date] => 2004-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 5398
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20050003676.pdf
[firstpage_image] =>[orig_patent_app_number] => 10762969
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/762969 | Use of ammonia for etching organic low-k dielectrics | Jan 20, 2004 | Issued |
Array
(
[id] => 7235198
[patent_doc_number] => 20040157395
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-12
[patent_title] => 'Method for fabricating nonvolatile memory device'
[patent_app_type] => new
[patent_app_number] => 10/749843
[patent_app_country] => US
[patent_app_date] => 2003-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2046
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0157/20040157395.pdf
[firstpage_image] =>[orig_patent_app_number] => 10749843
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/749843 | Method for fabricating nonvolatile memory device | Dec 30, 2003 | Issued |
Array
(
[id] => 7074924
[patent_doc_number] => 20050148192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-07
[patent_title] => 'Method for removal of pattern resist over patterned metal having an underlying spacer layer'
[patent_app_type] => utility
[patent_app_number] => 10/750142
[patent_app_country] => US
[patent_app_date] => 2003-12-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2770
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20050148192.pdf
[firstpage_image] =>[orig_patent_app_number] => 10750142
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/750142 | Method for removal of pattern resist over patterned metal having an underlying spacer layer | Dec 30, 2003 | Issued |
Array
(
[id] => 662945
[patent_doc_number] => 07101800
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-09-05
[patent_title] => 'Chemical-mechanical polishing slurry and method'
[patent_app_type] => utility
[patent_app_number] => 10/749726
[patent_app_country] => US
[patent_app_date] => 2003-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3320
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/101/07101800.pdf
[firstpage_image] =>[orig_patent_app_number] => 10749726
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/749726 | Chemical-mechanical polishing slurry and method | Dec 29, 2003 | Issued |
Array
(
[id] => 6991080
[patent_doc_number] => 20050090117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-04-28
[patent_title] => 'Method for fabricating semiconductor device with fine pattern'
[patent_app_type] => utility
[patent_app_number] => 10/748613
[patent_app_country] => US
[patent_app_date] => 2003-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8291
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0090/20050090117.pdf
[firstpage_image] =>[orig_patent_app_number] => 10748613
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/748613 | Method for fabricating semiconductor device with fine pattern | Dec 28, 2003 | Issued |
Array
(
[id] => 7074926
[patent_doc_number] => 20050148194
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-07
[patent_title] => 'Structure and manufacturing method for nitride-based light-emitting diodes'
[patent_app_type] => utility
[patent_app_number] => 10/748558
[patent_app_country] => US
[patent_app_date] => 2003-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 1913
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20050148194.pdf
[firstpage_image] =>[orig_patent_app_number] => 10748558
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/748558 | Structure and manufacturing method for nitride-based light-emitting diodes | Dec 28, 2003 | Issued |
Array
(
[id] => 7074928
[patent_doc_number] => 20050148196
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-07
[patent_title] => 'Method and system for patterning material in a thin film device'
[patent_app_type] => utility
[patent_app_number] => 10/746170
[patent_app_country] => US
[patent_app_date] => 2003-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3575
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20050148196.pdf
[firstpage_image] =>[orig_patent_app_number] => 10746170
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/746170 | Method and system for patterning material in a thin film device | Dec 25, 2003 | Abandoned |
Array
(
[id] => 7074922
[patent_doc_number] => 20050148190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-07-07
[patent_title] => 'Damascene process for fabricating interconnect layers in an integrated circuit'
[patent_app_type] => utility
[patent_app_number] => 10/746420
[patent_app_country] => US
[patent_app_date] => 2003-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2190
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0148/20050148190.pdf
[firstpage_image] =>[orig_patent_app_number] => 10746420
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/746420 | Damascene process for fabricating interconnect layers in an integrated circuit | Dec 23, 2003 | Issued |