Lan Vinh

Array ( [id] => 668463 [patent_doc_number] => 07094704 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-22 [patent_title] => 'Method of plasma etching of high-K dielectric materials' [patent_app_type] => utility [patent_app_number] => 10/143397 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 2945 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/094/07094704.pdf [firstpage_image] =>[orig_patent_app_number] => 10143397 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6730367 [patent_doc_number] => 20030186557 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-02 [patent_title] => 'Fabrication method for lines of semiconductor device' [patent_app_type] => new [patent_app_number] => 10/142696 [patent_app_country] => US [patent_app_date] => 2002-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 1730 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0186/20030186557.pdf [firstpage_image] =>[orig_patent_app_number] => 10142696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1043711 [patent_doc_number] => 06867144 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-15 [patent_title] => 'Apparatus and method for plasma processing high-speed semiconductor circuits with increased yield' [patent_app_type] => utility [patent_app_number] => 10/138635 [patent_app_country] => US [patent_app_date] => 2002-05-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 16 [patent_no_of_words] => 5961 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 157 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/867/06867144.pdf [firstpage_image] =>[orig_patent_app_number] => 10138635 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1101796 [patent_doc_number] => 06815362 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-09 [patent_title] => 'End point determination of process residues in wafer-less auto clean process using optical emission spectroscopy' [patent_app_type] => B1 [patent_app_number] => 10/138980 [patent_app_country] => US [patent_app_date] => 2002-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8770 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 15 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815362.pdf [firstpage_image] =>[orig_patent_app_number] => 10138980 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1165656 [patent_doc_number] => 06756313 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-29 [patent_title] => 'Method of etching silicon nitride spacers with high selectivity relative to oxide in a high density plasma chamber' [patent_app_type] => B2 [patent_app_number] => 10/139663 [patent_app_country] => US [patent_app_date] => 2002-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 13 [patent_no_of_words] => 7042 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/756/06756313.pdf [firstpage_image] =>[orig_patent_app_number] => 10139663 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6636703 [patent_doc_number] => 20030211752 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Method of smoothing a trench sidewall after a deep trench silicon etch process' [patent_app_type] => new [patent_app_number] => 10/137543 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3886 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20030211752.pdf [firstpage_image] =>[orig_patent_app_number] => 10137543 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1062810 [patent_doc_number] => 06849554 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-01 [patent_title] => 'Method of etching a deep trench having a tapered profile in silicon' [patent_app_type] => utility [patent_app_number] => 10/137176 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 19 [patent_no_of_words] => 6526 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/849/06849554.pdf [firstpage_image] =>[orig_patent_app_number] => 10137176 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1034490 [patent_doc_number] => 06875699 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-04-05 [patent_title] => 'Method for patterning multilevel interconnects' [patent_app_type] => utility [patent_app_number] => 10/138041 [patent_app_country] => US [patent_app_date] => 2002-05-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 26 [patent_no_of_words] => 6818 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/875/06875699.pdf [firstpage_image] =>[orig_patent_app_number] => 10138041 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1175466 [patent_doc_number] => 06746963 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-06-08 [patent_title] => 'Method for processing coating film and method for manufacturing semiconductor element with use of the same method' [patent_app_type] => B2 [patent_app_number] => 10/136744 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 3793 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/746/06746963.pdf [firstpage_image] =>[orig_patent_app_number] => 10136744 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1105037 [patent_doc_number] => 06812153 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-02 [patent_title] => 'Method for high aspect ratio HDP CVD gapfill' [patent_app_type] => B2 [patent_app_number] => 10/137132 [patent_app_country] => US [patent_app_date] => 2002-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 6016 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/812/06812153.pdf [firstpage_image] =>[orig_patent_app_number] => 10137132 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6772155 [patent_doc_number] => 20030015493 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-23 [patent_title] => 'System and method for wafer-based controlled patterning of features with critical dimensions' [patent_app_type] => new [patent_app_number] => 10/128662 [patent_app_country] => US [patent_app_date] => 2002-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7544 [patent_no_of_claims] => 56 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 23 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0015/20030015493.pdf [firstpage_image] =>[orig_patent_app_number] => 10128662 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6169495 [patent_doc_number] => 20020153348 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-10-24 [patent_title] => 'Orthopedic implant having a porous surface and method of making same' [patent_app_type] => new [patent_app_number] => 10/118166 [patent_app_country] => US [patent_app_date] => 2002-04-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 3017 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 57 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0153/20020153348.pdf [firstpage_image] =>[orig_patent_app_number] => 10118166 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6521567 [patent_doc_number] => 20020109122 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-15 [patent_title] => 'Fixed-abrasive chemical-mechanical planarization of titanium nitride' [patent_app_type] => new [patent_app_number] => 10/116306 [patent_app_country] => US [patent_app_date] => 2002-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6254 [patent_no_of_claims] => 32 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 26 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0109/20020109122.pdf [firstpage_image] =>[orig_patent_app_number] => 10116306 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1009055 [patent_doc_number] => 06899815 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-31 [patent_title] => 'Multi-layer integrated circuit package' [patent_app_type] => utility [patent_app_number] => 10/109792 [patent_app_country] => US [patent_app_date] => 2002-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 9 [patent_no_of_words] => 4558 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/899/06899815.pdf [firstpage_image] =>[orig_patent_app_number] => 10109792 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6829994 [patent_doc_number] => 20030181052 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-25 [patent_title] => 'Method of forming integrated circuit structures in silicone ladder polymer' [patent_app_type] => new [patent_app_number] => 10/101750 [patent_app_country] => US [patent_app_date] => 2002-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 4653 [patent_no_of_claims] => 84 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0181/20030181052.pdf [firstpage_image] =>[orig_patent_app_number] => 10101750 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 307039 [patent_doc_number] => 07531104 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2009-05-12 [patent_title] => 'Micro-optic elements and method for making the same' [patent_app_type] => utility [patent_app_number] => 10/104900 [patent_app_country] => US [patent_app_date] => 2002-03-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4278 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/531/07531104.pdf [firstpage_image] =>[orig_patent_app_number] => 10104900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6711251 [patent_doc_number] => 20030171000 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-09-11 [patent_title] => 'Method for reducing reactive ion etching (RIE) lag in semiconductor fabrication processes' [patent_app_type] => new [patent_app_number] => 10/094288 [patent_app_country] => US [patent_app_date] => 2002-03-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3493 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0171/20030171000.pdf [firstpage_image] =>[orig_patent_app_number] => 10094288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1080513 [patent_doc_number] => 06835665 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-28 [patent_title] => 'Etching method of hardly-etched material and semiconductor fabricating method and apparatus using the method' [patent_app_type] => B2 [patent_app_number] => 10/090761 [patent_app_country] => US [patent_app_date] => 2002-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 78 [patent_no_of_words] => 8440 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 116 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/835/06835665.pdf [firstpage_image] =>[orig_patent_app_number] => 10090761 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6378582 [patent_doc_number] => 20020119586 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-08-29 [patent_title] => 'Process for forming pattern and method for producing liquid crystal display apparatus' [patent_app_type] => new [patent_app_number] => 10/077226 [patent_app_country] => US [patent_app_date] => 2002-02-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5747 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20020119586.pdf [firstpage_image] =>[orig_patent_app_number] => 10077226 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1101779 [patent_doc_number] => 06815353 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-09 [patent_title] => 'Multi-layer film stack polish stop' [patent_app_type] => B2 [patent_app_number] => 10/072160 [patent_app_country] => US [patent_app_date] => 2002-02-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 3086 [patent_no_of_claims] => 42 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/815/06815353.pdf [firstpage_image] =>[orig_patent_app_number] => 10072160 [rel_patent_id] =>[rel_patent_doc_number] =>)