Lan Vinh

Array ( [id] => 1500483 [patent_doc_number] => 06486068 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-11-26 [patent_title] => 'Method for manufacturing group III nitride compound semiconductor laser diodes' [patent_app_type] => B2 [patent_app_number] => 09/004608 [patent_app_country] => US [patent_app_date] => 1998-01-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 10 [patent_no_of_words] => 3396 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/486/06486068.pdf [firstpage_image] =>[orig_patent_app_number] => 09004608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1459596 [patent_doc_number] => 06391786 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Etching process for organic anti-reflective coating' [patent_app_type] => B1 [patent_app_number] => 09/002007 [patent_app_country] => US [patent_app_date] => 1997-12-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 2672 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/391/06391786.pdf [firstpage_image] =>[orig_patent_app_number] => 09002007 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4238783 [patent_doc_number] => 06080677 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-27 [patent_title] => 'Method for preventing micromasking in shallow trench isolation process etching' [patent_app_type] => 1 [patent_app_number] => 9/002103 [patent_app_country] => US [patent_app_date] => 1997-12-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 1875 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 121 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/080/06080677.pdf [firstpage_image] =>[orig_patent_app_number] => 002103 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4173252 [patent_doc_number] => 06083847 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Method for manufacturing local interconnect' [patent_app_type] => 1 [patent_app_number] => 8/998771 [patent_app_country] => US [patent_app_date] => 1997-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 7 [patent_no_of_words] => 1801 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/083/06083847.pdf [firstpage_image] =>[orig_patent_app_number] => 998771 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3942490 [patent_doc_number] => 05990022 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Method of evaluating a silicon wafer' [patent_app_type] => 1 [patent_app_number] => 8/998756 [patent_app_country] => US [patent_app_date] => 1997-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2558 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 175 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/990/05990022.pdf [firstpage_image] =>[orig_patent_app_number] => 998756 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4337181 [patent_doc_number] => 06284151 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-04 [patent_title] => 'Chemical mechanical polishing slurry for tungsten' [patent_app_type] => 1 [patent_app_number] => 8/997289 [patent_app_country] => US [patent_app_date] => 1997-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3520 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/284/06284151.pdf [firstpage_image] =>[orig_patent_app_number] => 997289 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4376028 [patent_doc_number] => 06294105 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Chemical mechanical polishing slurry and method for polishing metal/oxide layers' [patent_app_type] => 1 [patent_app_number] => 8/997290 [patent_app_country] => US [patent_app_date] => 1997-12-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3956 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/294/06294105.pdf [firstpage_image] =>[orig_patent_app_number] => 997290 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4189122 [patent_doc_number] => 06153531 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-11-28 [patent_title] => 'Method for preventing electrochemical erosion of interconnect structures' [patent_app_type] => 1 [patent_app_number] => 8/995679 [patent_app_country] => US [patent_app_date] => 1997-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 3691 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 172 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/153/06153531.pdf [firstpage_image] =>[orig_patent_app_number] => 995679 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4186386 [patent_doc_number] => 06093658 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-25 [patent_title] => 'Method for making reliable interconnect structures' [patent_app_type] => 1 [patent_app_number] => 8/995651 [patent_app_country] => US [patent_app_date] => 1997-12-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 8 [patent_no_of_words] => 3458 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 188 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/093/06093658.pdf [firstpage_image] =>[orig_patent_app_number] => 995651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3942475 [patent_doc_number] => 05990021 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-23 [patent_title] => 'Integrated circuit having self-aligned CVD-tungsten/titanium contact plugs strapped with metal interconnect and method of manufacture' [patent_app_type] => 1 [patent_app_number] => 8/994950 [patent_app_country] => US [patent_app_date] => 1997-12-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3727 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 260 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/990/05990021.pdf [firstpage_image] =>[orig_patent_app_number] => 994950 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944762 [patent_doc_number] => 05998301 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-12-07 [patent_title] => 'Method and system for providing tapered shallow trench isolation structure profile' [patent_app_type] => 1 [patent_app_number] => 8/993252 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 12 [patent_no_of_words] => 3044 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/998/05998301.pdf [firstpage_image] =>[orig_patent_app_number] => 993252 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4237722 [patent_doc_number] => 06090713 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-18 [patent_title] => 'Shallow trench isolation formation with simplified reverse planarization mask' [patent_app_type] => 1 [patent_app_number] => 8/992491 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 14 [patent_no_of_words] => 3543 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 238 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/090/06090713.pdf [firstpage_image] =>[orig_patent_app_number] => 992491 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4216016 [patent_doc_number] => 06087271 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Methods for removal of an anti-reflective coating following a resist protect etching process' [patent_app_type] => 1 [patent_app_number] => 8/993869 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 14 [patent_no_of_words] => 2969 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 190 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/087/06087271.pdf [firstpage_image] =>[orig_patent_app_number] => 993869 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4406413 [patent_doc_number] => 06171962 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-01-09 [patent_title] => 'Shallow trench isolation formation without planarization mask' [patent_app_type] => 1 [patent_app_number] => 8/993889 [patent_app_country] => US [patent_app_date] => 1997-12-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 3629 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 212 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/171/06171962.pdf [firstpage_image] =>[orig_patent_app_number] => 993889 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4108061 [patent_doc_number] => 06057239 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-05-02 [patent_title] => 'Dual damascene process using sacrificial spin-on materials' [patent_app_type] => 1 [patent_app_number] => 8/992537 [patent_app_country] => US [patent_app_date] => 1997-12-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 22 [patent_no_of_words] => 1979 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 73 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/057/06057239.pdf [firstpage_image] =>[orig_patent_app_number] => 992537 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4173182 [patent_doc_number] => 06083843 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-04 [patent_title] => 'Method of manufacturing planar lightwave circuits' [patent_app_type] => 1 [patent_app_number] => 8/991334 [patent_app_country] => US [patent_app_date] => 1997-12-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2378 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 189 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/083/06083843.pdf [firstpage_image] =>[orig_patent_app_number] => 991334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3935563 [patent_doc_number] => 05972796 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-10-26 [patent_title] => 'In-situ barc and nitride etch process' [patent_app_type] => 1 [patent_app_number] => 8/988049 [patent_app_country] => US [patent_app_date] => 1997-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 3 [patent_no_of_words] => 2137 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/972/05972796.pdf [firstpage_image] =>[orig_patent_app_number] => 988049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3944202 [patent_doc_number] => 05976977 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-11-02 [patent_title] => 'Process for DRAM capacitor formation' [patent_app_type] => 1 [patent_app_number] => 8/975494 [patent_app_country] => US [patent_app_date] => 1997-11-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 12 [patent_no_of_words] => 5529 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 306 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/976/05976977.pdf [firstpage_image] =>[orig_patent_app_number] => 975494 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1519718 [patent_doc_number] => 06413355 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-07-02 [patent_title] => 'Apparatus for and method of cleaning objects to be processed' [patent_app_type] => B1 [patent_app_number] => 08/936121 [patent_app_country] => US [patent_app_date] => 1997-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 26 [patent_no_of_words] => 7360 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 218 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/413/06413355.pdf [firstpage_image] =>[orig_patent_app_number] => 08936121 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4271787 [patent_doc_number] => 06323136 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-27 [patent_title] => 'Method of producing samples of semiconductor substrate with quantified amount of contamination' [patent_app_type] => 1 [patent_app_number] => 8/918162 [patent_app_country] => US [patent_app_date] => 1997-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 4516 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/323/06323136.pdf [firstpage_image] =>[orig_patent_app_number] => 918162 [rel_patent_id] =>[rel_patent_doc_number] =>)