Larry T. Mackall

Array ( [id] => 20208651 [patent_doc_number] => 20250278371 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-04 [patent_title] => DATA FLOW BOTTLENECK MANAGEMENT TECHNIQUES USING CACHING MECHANISMS IN DISTRIBUTED STORAGE ENVIRONMENTS [patent_app_type] => utility [patent_app_number] => 19/212048 [patent_app_country] => US [patent_app_date] => 2025-05-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 14637 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19212048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20249881 [patent_doc_number] => 20250298750 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-25 [patent_title] => Network Adapter Providing Address Translation as a Service [patent_app_type] => utility [patent_app_number] => 19/198048 [patent_app_country] => US [patent_app_date] => 2025-05-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19198048 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20351387 [patent_doc_number] => 20250348239 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-11-13 [patent_title] => MEMORY MANAGEMENT METHOD, STORAGE MEDIUM, AND ELECTRONIC DEVICE [patent_app_type] => utility [patent_app_number] => 19/093293 [patent_app_country] => US [patent_app_date] => 2025-03-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19093293 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20061501 [patent_doc_number] => 20250199723 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-19 [patent_title] => SSD MANAGED HOST WRITE ATOMICITY WITH ARBITRARY TRANSFER LENGTH [patent_app_type] => utility [patent_app_number] => 19/067339 [patent_app_country] => US [patent_app_date] => 2025-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3593 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19067339 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20221472 [patent_doc_number] => 20250284403 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-11 [patent_title] => SEQUENTIAL AND RANDOM READ OPERATIONS IN MEMORY SYSTEMS [patent_app_type] => utility [patent_app_number] => 19/065258 [patent_app_country] => US [patent_app_date] => 2025-02-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12097 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -21 [patent_words_short_claim] => 114 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19065258 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20195286 [patent_doc_number] => 20250271996 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-28 [patent_title] => MEMORY CHIP AND MEMORY SYSTEM [patent_app_type] => utility [patent_app_number] => 19/036989 [patent_app_country] => US [patent_app_date] => 2025-01-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1165 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19036989 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20152039 [patent_doc_number] => 20250251877 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-07 [patent_title] => SEPARATE COMMAND ADDRESS (SCA) BASED MEMORY CONTROLLER [patent_app_type] => utility [patent_app_number] => 19/034138 [patent_app_country] => US [patent_app_date] => 2025-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1165 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19034138 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20026945 [patent_doc_number] => 20250165167 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-22 [patent_title] => NON-DISRUPTIVELY TRANSITION FROM ASYNCHRONOUS REPLICATION TO BI-DIRECTIONAL SYNCHRONOUS REPLICATION FOR A MULTI-SITE STORAGE SYSTEM [patent_app_type] => utility [patent_app_number] => 19/034376 [patent_app_country] => US [patent_app_date] => 2025-01-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11868 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 153 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19034376 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20586996 [patent_doc_number] => 20260072590 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-03-12 [patent_title] => STORAGE DEVICE CONTROLLING ACCESS TO HOST MEMORY BUFFER, SYSTEM, AND METHOD FOR OPERATING STORAGE DEVICE [patent_app_type] => utility [patent_app_number] => 19/033217 [patent_app_country] => US [patent_app_date] => 2025-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3460 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19033217 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20137841 [patent_doc_number] => 20250244885 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-31 [patent_title] => INFORMATION PROCESSING APPARATUS MAKING ACCESS TO STORAGE ON NETWORK AND INFORMATION PROCESSING SYSTEM [patent_app_type] => utility [patent_app_number] => 19/033332 [patent_app_country] => US [patent_app_date] => 2025-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 151 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19033332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20026919 [patent_doc_number] => 20250165141 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-22 [patent_title] => MEMORY SYSTEM WITH SELECTIVE ACCESS TO FIRST AND SECOND MEMORIES [patent_app_type] => utility [patent_app_number] => 19/023991 [patent_app_country] => US [patent_app_date] => 2025-01-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 0 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => 0 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19023991 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20026971 [patent_doc_number] => 20250165193 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-05-22 [patent_title] => REMOTE DIRECT MEMORY ACCESS IN MULTI-TIER MEMORY SYSTEMS [patent_app_type] => utility [patent_app_number] => 19/023089 [patent_app_country] => US [patent_app_date] => 2025-01-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12939 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19023089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20123134 [patent_doc_number] => 20250238165 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-07-24 [patent_title] => APPARATUSES AND METHODS FOR STAGGERED REFRESH OPERATIONS ACROSS MEMORY DEVICES OF A MODULE [patent_app_type] => utility [patent_app_number] => 19/012535 [patent_app_country] => US [patent_app_date] => 2025-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 3661 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19012535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20166553 [patent_doc_number] => 20250258600 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-08-14 [patent_title] => LOSSY COMPRESSION IN MEMORY [patent_app_type] => utility [patent_app_number] => 19/012074 [patent_app_country] => US [patent_app_date] => 2025-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2239 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 56 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19012074 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20234200 [patent_doc_number] => 20250291519 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-09-18 [patent_title] => SSD VIRTUALIZATION WITH THIN PROVISIONING [patent_app_type] => utility [patent_app_number] => 19/004210 [patent_app_country] => US [patent_app_date] => 2024-12-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 18600 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 44 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19004210 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20764585 [patent_doc_number] => 20260161569 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-06-11 [patent_title] => APPARATUS AND METHODS FOR MEMORY PAGE TRANSLATIONS WITHIN DIE ARCHITECTURES [patent_app_type] => utility [patent_app_number] => 18/975288 [patent_app_country] => US [patent_app_date] => 2024-12-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4321 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -14 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18975288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20051901 [patent_doc_number] => 20250190123 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-06-12 [patent_title] => ULTRA-HIGH ENDURANCE STORAGE CLASS MEMORY AS A PROGRAM BUFFER IN A MEMORY SUB-SYSTEM [patent_app_type] => utility [patent_app_number] => 18/970399 [patent_app_country] => US [patent_app_date] => 2024-12-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 2499 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18970399 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 20640917 [patent_doc_number] => 20260099273 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2026-04-09 [patent_title] => MANAGING PROGRAM EXECUTION IN A COMPUTATIONAL STORAGE DEVICE [patent_app_type] => utility [patent_app_number] => 18/953014 [patent_app_country] => US [patent_app_date] => 2024-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 4509 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18953014 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19891851 [patent_doc_number] => 20250117163 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-04-10 [patent_title] => PERFORMANCE TUNING FOR A MEMORY DEVICE [patent_app_type] => utility [patent_app_number] => 18/923233 [patent_app_country] => US [patent_app_date] => 2024-10-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 18628 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18923233 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 19747746 [patent_doc_number] => 20250036311 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2025-01-30 [patent_title] => METHOD AND SYSTEM FOR BUFFER ALLOCATION MANAGEMENT FOR A MEMORY DEVICE [patent_app_type] => utility [patent_app_number] => 18/915048 [patent_app_country] => US [patent_app_date] => 2024-10-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12443 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18915048 [rel_patent_id] =>[rel_patent_doc_number] =>)