Array
(
[id] => 2899875
[patent_doc_number] => 05214785
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-05-25
[patent_title] => 'Controller with keyboard emulation capability for control of host computer operation'
[patent_app_type] => 1
[patent_app_number] => 7/413115
[patent_app_country] => US
[patent_app_date] => 1989-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 11413
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/214/05214785.pdf
[firstpage_image] =>[orig_patent_app_number] => 413115
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/413115 | Controller with keyboard emulation capability for control of host computer operation | Sep 26, 1989 | Issued |
Array
(
[id] => 2803844
[patent_doc_number] => 05136698
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-04
[patent_title] => 'Method for selective back-tracking in a hierarchical system containing a flag which indicates the validity of a choice-point'
[patent_app_type] => 1
[patent_app_number] => 7/406417
[patent_app_country] => US
[patent_app_date] => 1989-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 20
[patent_no_of_words] => 3981
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 228
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/136/05136698.pdf
[firstpage_image] =>[orig_patent_app_number] => 406417
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/406417 | Method for selective back-tracking in a hierarchical system containing a flag which indicates the validity of a choice-point | Sep 12, 1989 | Issued |
Array
(
[id] => 2980681
[patent_doc_number] => 05203001
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-04-13
[patent_title] => 'Portable computer having an updatable table of starting addresses for accessing those stored programs having been previously executed'
[patent_app_type] => 1
[patent_app_number] => 7/403020
[patent_app_country] => US
[patent_app_date] => 1989-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 4
[patent_no_of_words] => 1973
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/203/05203001.pdf
[firstpage_image] =>[orig_patent_app_number] => 403020
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/403020 | Portable computer having an updatable table of starting addresses for accessing those stored programs having been previously executed | Sep 4, 1989 | Issued |
Array
(
[id] => 2826413
[patent_doc_number] => 05123101
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-16
[patent_title] => 'Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss'
[patent_app_type] => 1
[patent_app_number] => 7/399417
[patent_app_country] => US
[patent_app_date] => 1989-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 16601
[patent_no_of_claims] => 59
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 227
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/123/05123101.pdf
[firstpage_image] =>[orig_patent_app_number] => 399417
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/399417 | Multiple address space mapping technique for shared memory wherein a processor operates a fault handling routine upon a translator miss | Aug 22, 1989 | Issued |
Array
(
[id] => 2882792
[patent_doc_number] => 05163138
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-10
[patent_title] => 'Protocol for read write transfers via switching logic by transmitting and retransmitting an address'
[patent_app_type] => 1
[patent_app_number] => 7/388029
[patent_app_country] => US
[patent_app_date] => 1989-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 36
[patent_no_of_words] => 30725
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 307
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/163/05163138.pdf
[firstpage_image] =>[orig_patent_app_number] => 388029
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/388029 | Protocol for read write transfers via switching logic by transmitting and retransmitting an address | Jul 31, 1989 | Issued |
Array
(
[id] => 2843316
[patent_doc_number] => 05129046
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-07-07
[patent_title] => 'Method for automatically converting a data flow description of a source program directly into a function design chart'
[patent_app_type] => 1
[patent_app_number] => 7/386198
[patent_app_country] => US
[patent_app_date] => 1989-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 21
[patent_no_of_words] => 7018
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 537
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/129/05129046.pdf
[firstpage_image] =>[orig_patent_app_number] => 386198
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/386198 | Method for automatically converting a data flow description of a source program directly into a function design chart | Jul 27, 1989 | Issued |
Array
(
[id] => 2798911
[patent_doc_number] => 05155808
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-10-13
[patent_title] => 'System for cooperatively executing programs by sequentially sending a requesting message to serially connected computers'
[patent_app_type] => 1
[patent_app_number] => 7/379017
[patent_app_country] => US
[patent_app_date] => 1989-07-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 7725
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 345
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/155/05155808.pdf
[firstpage_image] =>[orig_patent_app_number] => 379017
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/379017 | System for cooperatively executing programs by sequentially sending a requesting message to serially connected computers | Jul 10, 1989 | Issued |