| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 5210538
[patent_doc_number] => 20070249122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-25
[patent_title] => 'Array substrate for liquid crystal display device using organic semiconductor material and method of fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/644313
[patent_app_country] => US
[patent_app_date] => 2006-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 7590
[patent_no_of_claims] => 55
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0249/20070249122.pdf
[firstpage_image] =>[orig_patent_app_number] => 11644313
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/644313 | Array substrate for liquid crystal display device using organic semiconductor material and method of fabricating the same | Dec 20, 2006 | Issued |
Array
(
[id] => 5113085
[patent_doc_number] => 20070197000
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-23
[patent_title] => 'Method of manufacturing chip resistors'
[patent_app_type] => utility
[patent_app_number] => 11/640373
[patent_app_country] => US
[patent_app_date] => 2006-12-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1833
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0197/20070197000.pdf
[firstpage_image] =>[orig_patent_app_number] => 11640373
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/640373 | Method of manufacturing chip resistors | Dec 17, 2006 | Abandoned |
Array
(
[id] => 4863169
[patent_doc_number] => 20080142253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'MICROELECTRONIC DEVICE INCLUDING BRIDGING INTERCONNECT TO TOP CONDUCTIVE LAYER OF PASSIVE EMBEDDED STRUCTURE AND METHOD OF MAKING SAME'
[patent_app_type] => utility
[patent_app_number] => 11/610385
[patent_app_country] => US
[patent_app_date] => 2006-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5564
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0142/20080142253.pdf
[firstpage_image] =>[orig_patent_app_number] => 11610385
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/610385 | Microelectronic device including bridging interconnect to top conductive layer of passive embedded structure and method of making same | Dec 12, 2006 | Issued |
Array
(
[id] => 5245181
[patent_doc_number] => 20070241415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-18
[patent_title] => 'Micro-electro mechanical system device using silicon on insulator wafer and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/605296
[patent_app_country] => US
[patent_app_date] => 2006-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 2421
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0241/20070241415.pdf
[firstpage_image] =>[orig_patent_app_number] => 11605296
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/605296 | Micro-electro mechanical system device using silicon on insulator wafer and method of manufacturing the same | Nov 28, 2006 | Abandoned |
Array
(
[id] => 22134
[patent_doc_number] => 07799597
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-09-21
[patent_title] => 'Thin film transistor, method of manufacturing the same and flat panel display having the thin film transistor'
[patent_app_type] => utility
[patent_app_number] => 11/582973
[patent_app_country] => US
[patent_app_date] => 2006-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 7105
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/799/07799597.pdf
[firstpage_image] =>[orig_patent_app_number] => 11582973
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/582973 | Thin film transistor, method of manufacturing the same and flat panel display having the thin film transistor | Oct 18, 2006 | Issued |
Array
(
[id] => 5004047
[patent_doc_number] => 20070201615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-08-30
[patent_title] => 'SYSTEM AND METHOD FOR ESTIMATING THE CRYSTALLINITY OF STACKED METAL LINES IN MICROSTRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 11/550044
[patent_app_country] => US
[patent_app_date] => 2006-10-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10189
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20070201615.pdf
[firstpage_image] =>[orig_patent_app_number] => 11550044
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/550044 | System and method for estimating the crystallinity of stacked metal lines in microstructures | Oct 16, 2006 | Issued |
Array
(
[id] => 5171934
[patent_doc_number] => 20070072367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-29
[patent_title] => 'Method of manufacturing semiconductor silicon substrate'
[patent_app_type] => utility
[patent_app_number] => 11/526756
[patent_app_country] => US
[patent_app_date] => 2006-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4312
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0072/20070072367.pdf
[firstpage_image] =>[orig_patent_app_number] => 11526756
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/526756 | Method of manufacturing semiconductor silicon substrate | Sep 25, 2006 | Abandoned |
Array
(
[id] => 122784
[patent_doc_number] => 07709911
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-05-04
[patent_title] => 'Semiconductor device having silicide transistors and non-silicide transistors formed on the same substrate and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/522996
[patent_app_country] => US
[patent_app_date] => 2006-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 10
[patent_no_of_words] => 6117
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 164
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/709/07709911.pdf
[firstpage_image] =>[orig_patent_app_number] => 11522996
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/522996 | Semiconductor device having silicide transistors and non-silicide transistors formed on the same substrate and method for fabricating the same | Sep 18, 2006 | Issued |
Array
(
[id] => 4771993
[patent_doc_number] => 20080057651
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-03-06
[patent_title] => 'METHOD OF MANUFACTURING NON-VOLATILE MEMORY'
[patent_app_type] => utility
[patent_app_number] => 11/468575
[patent_app_country] => US
[patent_app_date] => 2006-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3036
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0057/20080057651.pdf
[firstpage_image] =>[orig_patent_app_number] => 11468575
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/468575 | Method of manufacturing non-volatile memory | Aug 29, 2006 | Issued |
Array
(
[id] => 72719
[patent_doc_number] => 07755164
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2010-07-13
[patent_title] => 'Capacitor and resistor having anodic metal and anodic metal oxide structure'
[patent_app_type] => utility
[patent_app_number] => 11/472874
[patent_app_country] => US
[patent_app_date] => 2006-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 6450
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/755/07755164.pdf
[firstpage_image] =>[orig_patent_app_number] => 11472874
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/472874 | Capacitor and resistor having anodic metal and anodic metal oxide structure | Jun 20, 2006 | Issued |
Array
(
[id] => 5733027
[patent_doc_number] => 20060258144
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-16
[patent_title] => 'METHOD OF FORMING METAL INTERCONNECT FOR SEMICONDUCTOR DEVICE BASED ON SELECTIVE DAMASCENE PROCESS'
[patent_app_type] => utility
[patent_app_number] => 11/382175
[patent_app_country] => US
[patent_app_date] => 2006-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1817
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0258/20060258144.pdf
[firstpage_image] =>[orig_patent_app_number] => 11382175
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/382175 | METHOD OF FORMING METAL INTERCONNECT FOR SEMICONDUCTOR DEVICE BASED ON SELECTIVE DAMASCENE PROCESS | May 7, 2006 | Abandoned |
Array
(
[id] => 53063
[patent_doc_number] => 07772125
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-10
[patent_title] => 'Structure in which cylindrical microstructure is maintained in anisotropic groove, method for fabricating the same, and semiconductor device, TFT driving circuit, panel, display and sensor using the structure in which cylindrical microstructure is maintained in anisotropic groove'
[patent_app_type] => utility
[patent_app_number] => 11/631284
[patent_app_country] => US
[patent_app_date] => 2006-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 49
[patent_no_of_words] => 10416
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 295
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/772/07772125.pdf
[firstpage_image] =>[orig_patent_app_number] => 11631284
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/631284 | Structure in which cylindrical microstructure is maintained in anisotropic groove, method for fabricating the same, and semiconductor device, TFT driving circuit, panel, display and sensor using the structure in which cylindrical microstructure is maintained in anisotropic groove | Feb 7, 2006 | Issued |
Array
(
[id] => 151696
[patent_doc_number] => 07678670
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-03-16
[patent_title] => 'TEG removing method in manufacturing method for semiconductor chips'
[patent_app_type] => utility
[patent_app_number] => 11/660996
[patent_app_country] => US
[patent_app_date] => 2005-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 18
[patent_no_of_words] => 8403
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/678/07678670.pdf
[firstpage_image] =>[orig_patent_app_number] => 11660996
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/660996 | TEG removing method in manufacturing method for semiconductor chips | Dec 20, 2005 | Issued |
Array
(
[id] => 83385
[patent_doc_number] => 07741142
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-22
[patent_title] => 'Method of fabricating a biosensor'
[patent_app_type] => utility
[patent_app_number] => 11/286065
[patent_app_country] => US
[patent_app_date] => 2005-11-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1840
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/741/07741142.pdf
[firstpage_image] =>[orig_patent_app_number] => 11286065
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/286065 | Method of fabricating a biosensor | Nov 21, 2005 | Issued |
Array
(
[id] => 5899405
[patent_doc_number] => 20060044232
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-03-02
[patent_title] => 'Organic light emitting diode display and manufacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 11/210743
[patent_app_country] => US
[patent_app_date] => 2005-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6463
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0044/20060044232.pdf
[firstpage_image] =>[orig_patent_app_number] => 11210743
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/210743 | Organic light emitting diode display and manufacturing method thereof | Aug 24, 2005 | Abandoned |
Array
(
[id] => 5230879
[patent_doc_number] => 20070292987
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-12-20
[patent_title] => 'Method Of Fabricating Strained Thin Film Semiconductor Layer'
[patent_app_type] => utility
[patent_app_number] => 11/659485
[patent_app_country] => US
[patent_app_date] => 2005-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6634
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0292/20070292987.pdf
[firstpage_image] =>[orig_patent_app_number] => 11659485
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/659485 | Method Of Fabricating Strained Thin Film Semiconductor Layer | Mar 21, 2005 | Abandoned |
Array
(
[id] => 5296680
[patent_doc_number] => 20090011606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-01-08
[patent_title] => 'Substrate Processing Apparatus and Semiconductor Device Producing Method'
[patent_app_type] => utility
[patent_app_number] => 10/577043
[patent_app_country] => US
[patent_app_date] => 2005-02-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6053
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20090011606.pdf
[firstpage_image] =>[orig_patent_app_number] => 10577043
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/577043 | Substrate Processing Apparatus and Semiconductor Device Producing Method | Feb 27, 2005 | Abandoned |
Array
(
[id] => 72743
[patent_doc_number] => 07755178
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-13
[patent_title] => 'Base semiconductor component for a semiconductor component stack and method for the production thereof'
[patent_app_type] => utility
[patent_app_number] => 10/598483
[patent_app_country] => US
[patent_app_date] => 2005-02-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5507
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/755/07755178.pdf
[firstpage_image] =>[orig_patent_app_number] => 10598483
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/598483 | Base semiconductor component for a semiconductor component stack and method for the production thereof | Feb 22, 2005 | Issued |
Array
(
[id] => 72744
[patent_doc_number] => 07755179
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-07-13
[patent_title] => 'Semiconductor package structure having enhanced thermal dissipation characteristics'
[patent_app_type] => utility
[patent_app_number] => 11/575864
[patent_app_country] => US
[patent_app_date] => 2004-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 18
[patent_no_of_words] => 3553
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/755/07755179.pdf
[firstpage_image] =>[orig_patent_app_number] => 11575864
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/575864 | Semiconductor package structure having enhanced thermal dissipation characteristics | Dec 19, 2004 | Issued |
Array
(
[id] => 7069672
[patent_doc_number] => 20050245057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-11-03
[patent_title] => 'Misalignment-tolerant methods for fabricating multiplexing/demultiplexing architectures'
[patent_app_type] => utility
[patent_app_number] => 10/837416
[patent_app_country] => US
[patent_app_date] => 2004-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4436
[patent_no_of_claims] => 77
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0245/20050245057.pdf
[firstpage_image] =>[orig_patent_app_number] => 10837416
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/837416 | Misalignment-tolerant methods for fabricating multiplexing/demultiplexing architectures | Apr 29, 2004 | Issued |