
Lars A. Olson
Examiner (ID: 5853, Phone: (571)272-6685 , Office: P/3617 )
| Most Active Art Unit | 3617 |
| Art Unit(s) | 3617, 3615 |
| Total Applications | 3322 |
| Issued Applications | 2755 |
| Pending Applications | 170 |
| Abandoned Applications | 427 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 10132594
[patent_doc_number] => 09166440
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-10-20
[patent_title] => 'System for transferring power inductively to items within a container'
[patent_app_type] => utility
[patent_app_number] => 13/978865
[patent_app_country] => US
[patent_app_date] => 2012-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 10543
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13978865
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/978865 | System for transferring power inductively to items within a container | Jan 9, 2012 | Issued |
Array
(
[id] => 8868325
[patent_doc_number] => 20130152028
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-13
[patent_title] => 'NATIVE THRESHOLD VOLTAGE SWITCHING'
[patent_app_type] => utility
[patent_app_number] => 13/315406
[patent_app_country] => US
[patent_app_date] => 2011-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4639
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13315406
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/315406 | Native threshold voltage switching | Dec 8, 2011 | Issued |
Array
(
[id] => 9790142
[patent_doc_number] => 20150002086
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-01-01
[patent_title] => 'APPARATUS, SYSTEMS AND METHODS FOR WIRELESS CHARGING FOR PC PLATFORMS AND PERIPHERALS'
[patent_app_type] => utility
[patent_app_number] => 13/992766
[patent_app_country] => US
[patent_app_date] => 2011-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4084
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13992766
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/992766 | Apparatus, systems and methods for wireless charging for PC platforms and peripherals | Dec 7, 2011 | Issued |
Array
(
[id] => 8059003
[patent_doc_number] => 20120079238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-29
[patent_title] => 'DATA PROCESSING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/310217
[patent_app_country] => US
[patent_app_date] => 2011-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 10863
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20120079238.pdf
[firstpage_image] =>[orig_patent_app_number] => 13310217
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/310217 | Data processing device | Dec 1, 2011 | Issued |
Array
(
[id] => 10178745
[patent_doc_number] => 09208957
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-12-08
[patent_title] => 'Electric storage cell and electric storage apparatus'
[patent_app_type] => utility
[patent_app_number] => 13/993493
[patent_app_country] => US
[patent_app_date] => 2011-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 16
[patent_no_of_words] => 4904
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13993493
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/993493 | Electric storage cell and electric storage apparatus | Nov 27, 2011 | Issued |
Array
(
[id] => 9623443
[patent_doc_number] => 08793635
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-07-29
[patent_title] => 'Techniques for generating microcontroller configuration information'
[patent_app_type] => utility
[patent_app_number] => 13/305680
[patent_app_country] => US
[patent_app_date] => 2011-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 11
[patent_no_of_words] => 7887
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13305680
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/305680 | Techniques for generating microcontroller configuration information | Nov 27, 2011 | Issued |
Array
(
[id] => 8935813
[patent_doc_number] => 08495535
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-07-23
[patent_title] => 'Partitioning and scheduling uniform operator logic trees for hardware accelerators'
[patent_app_type] => utility
[patent_app_number] => 13/305156
[patent_app_country] => US
[patent_app_date] => 2011-11-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5261
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13305156
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/305156 | Partitioning and scheduling uniform operator logic trees for hardware accelerators | Nov 27, 2011 | Issued |
Array
(
[id] => 8201996
[patent_doc_number] => 20120124540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-17
[patent_title] => 'DESIGN ASSISTING APPARATUS, METHOD, AND PROGRAM'
[patent_app_type] => utility
[patent_app_number] => 13/291226
[patent_app_country] => US
[patent_app_date] => 2011-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 13127
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0124/20120124540.pdf
[firstpage_image] =>[orig_patent_app_number] => 13291226
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/291226 | Assisting apparatus, method, and program for checking crosstalk noise between hierarchized modules in a semiconductor circuit | Nov 7, 2011 | Issued |
Array
(
[id] => 10003333
[patent_doc_number] => 09047427
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2015-06-02
[patent_title] => 'Method and system for performing verification of an electronic design'
[patent_app_type] => utility
[patent_app_number] => 13/288836
[patent_app_country] => US
[patent_app_date] => 2011-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7512
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13288836
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/288836 | Method and system for performing verification of an electronic design | Nov 2, 2011 | Issued |
Array
(
[id] => 9579020
[patent_doc_number] => 08769456
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-07-01
[patent_title] => 'Methods, systems, and articles for implementing extraction and electrical analysis-driven module creation'
[patent_app_type] => utility
[patent_app_number] => 13/282426
[patent_app_country] => US
[patent_app_date] => 2011-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 14177
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13282426
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/282426 | Methods, systems, and articles for implementing extraction and electrical analysis-driven module creation | Oct 25, 2011 | Issued |
Array
(
[id] => 8176981
[patent_doc_number] => 20120110541
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-03
[patent_title] => 'CONSTRAINT OPTIMIZATION OF SUB-NET LEVEL ROUTING IN ASIC DESIGN'
[patent_app_type] => utility
[patent_app_number] => 13/280146
[patent_app_country] => US
[patent_app_date] => 2011-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 8755
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0110/20120110541.pdf
[firstpage_image] =>[orig_patent_app_number] => 13280146
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/280146 | Constraint optimization of sub-net level routing in asic design | Oct 23, 2011 | Issued |
Array
(
[id] => 9855463
[patent_doc_number] => 20150035481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2015-02-05
[patent_title] => 'NON-CONTACT POWER TRANSMISSION DEVICE, MAGNETIC INDUCTION-TYPE POWER SUPPLY DEVICE, MAGNETIC INDUCTION-TYPE POWER COLLECTOR, AND MOVING OBJECT USING SAME'
[patent_app_type] => utility
[patent_app_number] => 13/878993
[patent_app_country] => US
[patent_app_date] => 2011-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5665
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13878993
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/878993 | NON-CONTACT POWER TRANSMISSION DEVICE, MAGNETIC INDUCTION-TYPE POWER SUPPLY DEVICE, MAGNETIC INDUCTION-TYPE POWER COLLECTOR, AND MOVING OBJECT USING SAME | Oct 10, 2011 | Abandoned |
Array
(
[id] => 8143745
[patent_doc_number] => 20120096415
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-04-19
[patent_title] => 'ASICS HAVING MORE FEATURES THAN GENERALLY USABLE AT ONE TIME AND METHODS OF USE'
[patent_app_type] => utility
[patent_app_number] => 13/236398
[patent_app_country] => US
[patent_app_date] => 2011-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 16780
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0096/20120096415.pdf
[firstpage_image] =>[orig_patent_app_number] => 13236398
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/236398 | ASICs having more features than generally usable at one time and methods of use | Sep 18, 2011 | Issued |
Array
(
[id] => 9289538
[patent_doc_number] => 08645896
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2014-02-04
[patent_title] => 'Method to transfer failure analysis-specific data between design houses and fab\'s/FA labs'
[patent_app_type] => utility
[patent_app_number] => 13/232796
[patent_app_country] => US
[patent_app_date] => 2011-09-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6234
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13232796
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/232796 | Method to transfer failure analysis-specific data between design houses and fab's/FA labs | Sep 13, 2011 | Issued |
Array
(
[id] => 9543044
[patent_doc_number] => 20140167691
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-06-19
[patent_title] => 'VEHICLE, CHARGING SYSTEM AND CONTROL METHOD FOR VEHICLE'
[patent_app_type] => utility
[patent_app_number] => 13/504294
[patent_app_country] => US
[patent_app_date] => 2011-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8883
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13504294
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/504294 | Vehicle, charging system and control method for vehicle | Aug 24, 2011 | Issued |
Array
(
[id] => 10510839
[patent_doc_number] => 09238413
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-19
[patent_title] => 'Battery charger by photovoltaic panel'
[patent_app_type] => utility
[patent_app_number] => 13/824332
[patent_app_country] => US
[patent_app_date] => 2011-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 4366
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 195
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13824332
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/824332 | Battery charger by photovoltaic panel | Aug 24, 2011 | Issued |
Array
(
[id] => 8059417
[patent_doc_number] => 20120079445
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-03-29
[patent_title] => 'CIRCUIT BOARD DESIGNING DEVICE AND NON-TRANSITORY COMPUTER-READABLE MEDIUM'
[patent_app_type] => utility
[patent_app_number] => 13/215486
[patent_app_country] => US
[patent_app_date] => 2011-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 5472
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0079/20120079445.pdf
[firstpage_image] =>[orig_patent_app_number] => 13215486
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/215486 | CIRCUIT BOARD DESIGNING DEVICE AND NON-TRANSITORY COMPUTER-READABLE MEDIUM | Aug 22, 2011 | Abandoned |
Array
(
[id] => 8787192
[patent_doc_number] => 08434050
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-04-30
[patent_title] => 'Printed circuit board layout system and method'
[patent_app_type] => utility
[patent_app_number] => 13/214256
[patent_app_country] => US
[patent_app_date] => 2011-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 1329
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13214256
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/214256 | Printed circuit board layout system and method | Aug 21, 2011 | Issued |
Array
(
[id] => 9783507
[patent_doc_number] => 20140300327
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2014-10-09
[patent_title] => 'THIN-FILM CAPACITOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 14/239473
[patent_app_country] => US
[patent_app_date] => 2011-08-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5449
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 14239473
[rel_patent_id] =>[rel_patent_doc_number] =>) 14/239473 | Thin-film capacitor device | Aug 17, 2011 | Issued |
Array
(
[id] => 8661389
[patent_doc_number] => 20130042218
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-02-14
[patent_title] => 'METHOD OF SIMULATING AN ESD CIRCUIT LAYOUT'
[patent_app_type] => utility
[patent_app_number] => 13/208006
[patent_app_country] => US
[patent_app_date] => 2011-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1622
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13208006
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/208006 | Method of simulating an ESD circuit layout | Aug 10, 2011 | Issued |