
Laura Mary Menz
Examiner (ID: 16260)
| Most Active Art Unit | 2813 |
| Art Unit(s) | 2813 |
| Total Applications | 2273 |
| Issued Applications | 1951 |
| Pending Applications | 152 |
| Abandoned Applications | 215 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18661272
[patent_doc_number] => 20230307285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => ISOLATION STRUCTURES IN SEMICONDUCTOR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/821042
[patent_app_country] => US
[patent_app_date] => 2022-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10465
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17821042
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/821042 | Isolation structures in semiconductor devices | Aug 18, 2022 | Issued |
Array
(
[id] => 18729403
[patent_doc_number] => 20230343699
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-10-26
[patent_title] => FIELD EFFECT TRANSISTOR WITH SOURCE/DRAIN VIA AND METHOD
[patent_app_type] => utility
[patent_app_number] => 17/890194
[patent_app_country] => US
[patent_app_date] => 2022-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15555
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17890194
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/890194 | FIELD EFFECT TRANSISTOR WITH SOURCE/DRAIN VIA AND METHOD | Aug 16, 2022 | Issued |
Array
(
[id] => 18991149
[patent_doc_number] => 20240063118
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-22
[patent_title] => BACK END OF LINE STRUCTURE FOR IMPROVED CURRENT DENSITY IN HR DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/820020
[patent_app_country] => US
[patent_app_date] => 2022-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8399
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17820020
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/820020 | BACK END OF LINE STRUCTURE FOR IMPROVED CURRENT DENSITY IN HR DEVICES | Aug 15, 2022 | Pending |
Array
(
[id] => 18661442
[patent_doc_number] => 20230307456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => COMPLEMENTARY FIELD EFFECT TRANSISTOR WITH HYBRID NANOSTRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/888261
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17888261
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/888261 | COMPLEMENTARY FIELD EFFECT TRANSISTOR WITH HYBRID NANOSTRUCTURE | Aug 14, 2022 | Pending |
Array
(
[id] => 18661442
[patent_doc_number] => 20230307456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-09-28
[patent_title] => COMPLEMENTARY FIELD EFFECT TRANSISTOR WITH HYBRID NANOSTRUCTURE
[patent_app_type] => utility
[patent_app_number] => 17/888261
[patent_app_country] => US
[patent_app_date] => 2022-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12277
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17888261
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/888261 | COMPLEMENTARY FIELD EFFECT TRANSISTOR WITH HYBRID NANOSTRUCTURE | Aug 14, 2022 | Pending |
Array
(
[id] => 20307157
[patent_doc_number] => 12453168
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Semiconductor device with short-resistant capacitor plate
[patent_app_type] => utility
[patent_app_number] => 17/819245
[patent_app_country] => US
[patent_app_date] => 2022-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3730
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17819245
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/819245 | Semiconductor device with short-resistant capacitor plate | Aug 10, 2022 | Issued |
Array
(
[id] => 19859647
[patent_doc_number] => 12262523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-03-25
[patent_title] => Manufacturing method of semiconductor structure and semiconductor structure
[patent_app_type] => utility
[patent_app_number] => 17/818537
[patent_app_country] => US
[patent_app_date] => 2022-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 28
[patent_no_of_words] => 8281
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17818537
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/818537 | Manufacturing method of semiconductor structure and semiconductor structure | Aug 8, 2022 | Issued |
Array
(
[id] => 18874693
[patent_doc_number] => 11862515
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-01-02
[patent_title] => Multi-wafer capping layer for metal arcing protection
[patent_app_type] => utility
[patent_app_number] => 17/880787
[patent_app_country] => US
[patent_app_date] => 2022-08-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 25
[patent_no_of_words] => 6759
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17880787
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/880787 | Multi-wafer capping layer for metal arcing protection | Aug 3, 2022 | Issued |
Array
(
[id] => 19958490
[patent_doc_number] => 12328921
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Semiconductor device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 17/874945
[patent_app_country] => US
[patent_app_date] => 2022-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 57
[patent_no_of_words] => 11787
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17874945
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/874945 | Semiconductor device and method of fabricating the same | Jul 26, 2022 | Issued |
Array
(
[id] => 19153777
[patent_doc_number] => 11978700
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Power semiconductor module arrangement
[patent_app_type] => utility
[patent_app_number] => 17/872255
[patent_app_country] => US
[patent_app_date] => 2022-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 8111
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17872255
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/872255 | Power semiconductor module arrangement | Jul 24, 2022 | Issued |
Array
(
[id] => 18789635
[patent_doc_number] => 20230378337
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-23
[patent_title] => P-GaN HIGH-ELECTRON-MOBILITY TRANSISTOR
[patent_app_type] => utility
[patent_app_number] => 17/868104
[patent_app_country] => US
[patent_app_date] => 2022-07-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2201
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17868104
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/868104 | P-GaN high-electron-mobility transistor | Jul 18, 2022 | Issued |
Array
(
[id] => 17985732
[patent_doc_number] => 20220351769
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-03
[patent_title] => EMBEDDED FERROELECTRIC MEMORY CELL
[patent_app_type] => utility
[patent_app_number] => 17/866946
[patent_app_country] => US
[patent_app_date] => 2022-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11513
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17866946
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/866946 | Embedded ferroelectric memory cell | Jul 17, 2022 | Issued |
Array
(
[id] => 17993342
[patent_doc_number] => 20220359379
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-11-10
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/866782
[patent_app_country] => US
[patent_app_date] => 2022-07-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12850
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17866782
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/866782 | Semiconductor device | Jul 17, 2022 | Issued |
Array
(
[id] => 20177385
[patent_doc_number] => 12396150
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-19
[patent_title] => Pattern formation method and semiconductor device fabrication method using the same
[patent_app_type] => utility
[patent_app_number] => 17/858150
[patent_app_country] => US
[patent_app_date] => 2022-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 2489
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17858150
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/858150 | Pattern formation method and semiconductor device fabrication method using the same | Jul 5, 2022 | Issued |
Array
(
[id] => 18670123
[patent_doc_number] => 11777035
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-10-03
[patent_title] => Multi-layer film device and method
[patent_app_type] => utility
[patent_app_number] => 17/849995
[patent_app_country] => US
[patent_app_date] => 2022-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 47
[patent_no_of_words] => 11644
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17849995
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/849995 | Multi-layer film device and method | Jun 26, 2022 | Issued |
Array
(
[id] => 17933316
[patent_doc_number] => 20220328442
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-13
[patent_title] => SEMICONDUCTOR DEVICE ASSEMBLY WITH SACRIFICIAL PILLARS AND METHODS OF MANUFACTURING SACRIFICIAL PILLARS
[patent_app_type] => utility
[patent_app_number] => 17/809224
[patent_app_country] => US
[patent_app_date] => 2022-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7062
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17809224
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/809224 | Semiconductor device assembly with sacrificial pillars and methods of manufacturing sacrificial pillars | Jun 26, 2022 | Issued |
Array
(
[id] => 19569374
[patent_doc_number] => 12144164
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Method for manufacturing memory device using semiconductor element
[patent_app_type] => utility
[patent_app_number] => 17/846319
[patent_app_country] => US
[patent_app_date] => 2022-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 44
[patent_no_of_words] => 9781
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 277
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17846319
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/846319 | Method for manufacturing memory device using semiconductor element | Jun 21, 2022 | Issued |
Array
(
[id] => 18849071
[patent_doc_number] => 20230411475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 17/844961
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9900
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17844961
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/844961 | Semiconductor device and method for manufacturing the same | Jun 20, 2022 | Issued |
Array
(
[id] => 18849072
[patent_doc_number] => 20230411476
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-21
[patent_title] => METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/845871
[patent_app_country] => US
[patent_app_date] => 2022-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9905
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17845871
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/845871 | Method for manufacturing semiconductor device | Jun 20, 2022 | Issued |
Array
(
[id] => 18623857
[patent_doc_number] => 11756913
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-12
[patent_title] => Semiconductor device structure and methods of forming the same
[patent_app_type] => utility
[patent_app_number] => 17/841213
[patent_app_country] => US
[patent_app_date] => 2022-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 16
[patent_no_of_words] => 7831
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17841213
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/841213 | Semiconductor device structure and methods of forming the same | Jun 14, 2022 | Issued |